Angela J Lee
Examiner (ID: 10714, Phone: (571)272-4453 , Office: P/2911 )
Most Active Art Unit | 2911 |
Art Unit(s) | 2911 |
Total Applications | 4543 |
Issued Applications | 4500 |
Pending Applications | 13 |
Abandoned Applications | 25 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18905765
[patent_doc_number] => 20240021250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/362221
[patent_app_country] => US
[patent_app_date] => 2023-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26879
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18362221
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/362221 | Memory system | Jul 30, 2023 | Issued |
Array
(
[id] => 19626858
[patent_doc_number] => 12165705
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-10
[patent_title] => Memory cell array circuit and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/362863
[patent_app_country] => US
[patent_app_date] => 2023-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 20
[patent_no_of_words] => 15185
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18362863
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/362863 | Memory cell array circuit and method of forming the same | Jul 30, 2023 | Issued |
Array
(
[id] => 18729097
[patent_doc_number] => 20230343392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => Semiconductor Memory Having Both Volatile and Non-Volatile Functionality Including Resistance Change Material and Method of Operating
[patent_app_type] => utility
[patent_app_number] => 18/214714
[patent_app_country] => US
[patent_app_date] => 2023-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15586
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18214714
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/214714 | Semiconductor memory having both volatile and non-volatile functionality including resistance change material and method of operating | Jun 26, 2023 | Issued |
Array
(
[id] => 19523014
[patent_doc_number] => 12124741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-22
[patent_title] => Memory module interfaces
[patent_app_type] => utility
[patent_app_number] => 18/340589
[patent_app_country] => US
[patent_app_date] => 2023-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 6441
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18340589
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/340589 | Memory module interfaces | Jun 22, 2023 | Issued |
Array
(
[id] => 18712557
[patent_doc_number] => 20230335190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => REDUCING DISTURBANCE IN CROSSBAR ARRAY CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 18/336814
[patent_app_country] => US
[patent_app_date] => 2023-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3730
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18336814
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/336814 | REDUCING DISTURBANCE IN CROSSBAR ARRAY CIRCUITS | Jun 15, 2023 | Pending |
Array
(
[id] => 18712556
[patent_doc_number] => 20230335189
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => NOVEL DYNAMIC INHIBIT VOLTAGE TO REDUCE WRITE POWER FOR RANDOM-ACCESS MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/336395
[patent_app_country] => US
[patent_app_date] => 2023-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8057
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18336395
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/336395 | NOVEL DYNAMIC INHIBIT VOLTAGE TO REDUCE WRITE POWER FOR RANDOM-ACCESS MEMORY | Jun 15, 2023 | Pending |
Array
(
[id] => 18696061
[patent_doc_number] => 20230326492
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => Low Power Scheme for Power Down in Integrated Dual Rail SRAMs
[patent_app_type] => utility
[patent_app_number] => 18/328836
[patent_app_country] => US
[patent_app_date] => 2023-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18328836
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/328836 | Low Power Scheme for Power Down in Integrated Dual Rail SRAMs | Jun 4, 2023 | Pending |
Array
(
[id] => 19610785
[patent_doc_number] => 12159665
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-03
[patent_title] => Method of programming memory device and related memory device
[patent_app_type] => utility
[patent_app_number] => 18/204266
[patent_app_country] => US
[patent_app_date] => 2023-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 3703
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18204266
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/204266 | Method of programming memory device and related memory device | May 30, 2023 | Issued |
Array
(
[id] => 18585732
[patent_doc_number] => 20230267996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-24
[patent_title] => Self-Selecting Memory Cells Configured to Store More Than One Bit per Memory Cell
[patent_app_type] => utility
[patent_app_number] => 18/310736
[patent_app_country] => US
[patent_app_date] => 2023-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13145
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18310736
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/310736 | Self-Selecting Memory Cells Configured to Store More Than One Bit per Memory Cell | May 1, 2023 | Pending |
Array
(
[id] => 18555025
[patent_doc_number] => 20230253041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => MEMORY CELL ARRAY CIRCUIT AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/304297
[patent_app_country] => US
[patent_app_date] => 2023-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15084
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18304297
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/304297 | MEMORY CELL ARRAY CIRCUIT AND METHOD OF FORMING THE SAME | Apr 19, 2023 | Pending |
Array
(
[id] => 18408663
[patent_doc_number] => 20230170016
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-01
[patent_title] => MEMORY ARRAY STRUCTURES AND METHODS OF FORMING MEMORY ARRAY STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/096072
[patent_app_country] => US
[patent_app_date] => 2023-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11831
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18096072
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/096072 | MEMORY ARRAY STRUCTURES AND METHODS OF FORMING MEMORY ARRAY STRUCTURES | Jan 11, 2023 | Pending |
Array
(
[id] => 18532966
[patent_doc_number] => 20230238041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => MEMORY AND SYSTEM SUPPORTING PARALLEL AND SERIAL ACCESS MODES
[patent_app_type] => utility
[patent_app_number] => 18/089668
[patent_app_country] => US
[patent_app_date] => 2022-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18089668
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/089668 | Memory and system supporting parallel and serial access modes | Dec 27, 2022 | Issued |
Array
(
[id] => 19016094
[patent_doc_number] => 11923034
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Header circuit placement in memory device
[patent_app_type] => utility
[patent_app_number] => 18/088216
[patent_app_country] => US
[patent_app_date] => 2022-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8848
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18088216
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/088216 | Header circuit placement in memory device | Dec 22, 2022 | Issued |
Array
(
[id] => 19414538
[patent_doc_number] => 12080372
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => System and method of power management in memory design
[patent_app_type] => utility
[patent_app_number] => 18/064048
[patent_app_country] => US
[patent_app_date] => 2022-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 13966
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18064048
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/064048 | System and method of power management in memory design | Dec 8, 2022 | Issued |
Array
(
[id] => 19494109
[patent_doc_number] => 12112830
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-08
[patent_title] => Methods for memory power management and memory devices and systems employing the same
[patent_app_type] => utility
[patent_app_number] => 17/991489
[patent_app_country] => US
[patent_app_date] => 2022-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5844
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17991489
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/991489 | Methods for memory power management and memory devices and systems employing the same | Nov 20, 2022 | Issued |
Array
(
[id] => 19294343
[patent_doc_number] => 12033704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-09
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/952659
[patent_app_country] => US
[patent_app_date] => 2022-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 41
[patent_no_of_words] => 46109
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17952659
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/952659 | Semiconductor device | Sep 25, 2022 | Issued |
Array
(
[id] => 18857057
[patent_doc_number] => 11854648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Method of resetting storage device, storage device performing the same and data center including the same
[patent_app_type] => utility
[patent_app_number] => 17/947301
[patent_app_country] => US
[patent_app_date] => 2022-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 13999
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17947301
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/947301 | Method of resetting storage device, storage device performing the same and data center including the same | Sep 18, 2022 | Issued |
Array
(
[id] => 18144172
[patent_doc_number] => 20230018023
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => SYSTEMS AND METHODS FOR MEMORY CELL ACCESSES
[patent_app_type] => utility
[patent_app_number] => 17/944829
[patent_app_country] => US
[patent_app_date] => 2022-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10295
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17944829
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/944829 | Systems and methods for memory cell accesses | Sep 13, 2022 | Issued |
Array
(
[id] => 18112644
[patent_doc_number] => 20230005524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => MULTI-DECK MEMORY DEVICE INCLUDING BUFFER CIRCUITRY UNDER ARRAY
[patent_app_type] => utility
[patent_app_number] => 17/941799
[patent_app_country] => US
[patent_app_date] => 2022-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14295
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17941799
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/941799 | Multi-deck memory device including buffer circuitry under array | Sep 8, 2022 | Issued |
Array
(
[id] => 18633592
[patent_doc_number] => 20230292519
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-14
[patent_title] => SEMICONDUCTOR STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/891386
[patent_app_country] => US
[patent_app_date] => 2022-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17893
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17891386
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/891386 | SEMICONDUCTOR STORAGE DEVICE | Aug 18, 2022 | Pending |