Khurram Sajjad
Examiner (ID: 12569)
Most Active Art Unit | 3746 |
Art Unit(s) | 3746 |
Total Applications | 4 |
Issued Applications | 1 |
Pending Applications | 0 |
Abandoned Applications | 3 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18812511
[patent_doc_number] => 20230386848
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => SURFACE OXIDATION CONTROL OF METAL GATES USING CAPPING LAYER
[patent_app_type] => utility
[patent_app_number] => 18/230712
[patent_app_country] => US
[patent_app_date] => 2023-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8940
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18230712
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/230712 | SURFACE OXIDATION CONTROL OF METAL GATES USING CAPPING LAYER | Aug 6, 2023 | Pending |
Array
(
[id] => 18906222
[patent_doc_number] => 20240021707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => SELF-ALIGNED CONTACT STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/364574
[patent_app_country] => US
[patent_app_date] => 2023-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11355
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18364574
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/364574 | SELF-ALIGNED CONTACT STRUCTURES | Aug 2, 2023 | Pending |
Array
(
[id] => 18789500
[patent_doc_number] => 20230378174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/230052
[patent_app_country] => US
[patent_app_date] => 2023-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11400
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18230052
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/230052 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Aug 2, 2023 | Pending |
Array
(
[id] => 18757727
[patent_doc_number] => 20230361190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/357163
[patent_app_country] => US
[patent_app_date] => 2023-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9351
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18357163
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/357163 | SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME | Jul 23, 2023 | Pending |
Array
(
[id] => 18729286
[patent_doc_number] => 20230343582
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => SPIN ON CARBON COMPOSITION AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/216468
[patent_app_country] => US
[patent_app_date] => 2023-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9713
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18216468
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/216468 | SPIN ON CARBON COMPOSITION AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE | Jun 28, 2023 | Pending |
Array
(
[id] => 18653179
[patent_doc_number] => 20230299019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-21
[patent_title] => SYSTEMS AND METHODS FOR THE USE OF FRAUD PREVENTION FLUID TO PREVENT CHIP FRAUD
[patent_app_type] => utility
[patent_app_number] => 18/197833
[patent_app_country] => US
[patent_app_date] => 2023-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13845
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18197833
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/197833 | SYSTEMS AND METHODS FOR THE USE OF FRAUD PREVENTION FLUID TO PREVENT CHIP FRAUD | May 15, 2023 | Pending |
Array
(
[id] => 18600351
[patent_doc_number] => 20230275153
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => Semiconductor Device and Method
[patent_app_type] => utility
[patent_app_number] => 18/311016
[patent_app_country] => US
[patent_app_date] => 2023-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10926
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18311016
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/311016 | Semiconductor Device and Method | May 1, 2023 | Pending |
Array
(
[id] => 18600335
[patent_doc_number] => 20230275136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => Low-k Feature Formation Processes and Structures Formed Thereby
[patent_app_type] => utility
[patent_app_number] => 18/302434
[patent_app_country] => US
[patent_app_date] => 2023-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7417
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18302434
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/302434 | Low-k Feature Formation Processes and Structures Formed Thereby | Apr 17, 2023 | Pending |
Array
(
[id] => 18514774
[patent_doc_number] => 20230231037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-20
[patent_title] => Void Elimination for Gap-Filling In High-Aspect Ratio Trenches
[patent_app_type] => utility
[patent_app_number] => 18/123596
[patent_app_country] => US
[patent_app_date] => 2023-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10420
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18123596
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/123596 | Void Elimination for Gap-Filling In High-Aspect Ratio Trenches | Mar 19, 2023 | Pending |
Array
(
[id] => 18661210
[patent_doc_number] => 20230307223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => Profile Control In Forming Epitaxy Regions for Transistors
[patent_app_type] => utility
[patent_app_number] => 18/186567
[patent_app_country] => US
[patent_app_date] => 2023-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8941
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18186567
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/186567 | Profile Control In Forming Epitaxy Regions for Transistors | Mar 19, 2023 | Pending |
Array
(
[id] => 18473382
[patent_doc_number] => 20230207670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => Dummy Fin Profile Control to Enlarge Gate Process Window
[patent_app_type] => utility
[patent_app_number] => 18/178140
[patent_app_country] => US
[patent_app_date] => 2023-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7974
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18178140
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/178140 | Dummy Fin Profile Control to Enlarge Gate Process Window | Mar 2, 2023 | Pending |
Array
(
[id] => 18456447
[patent_doc_number] => 20230197729
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => ARSENIC-DOPED EPITAXIAL SOURCE/DRAIN REGIONS FOR NMOS
[patent_app_type] => utility
[patent_app_number] => 18/108526
[patent_app_country] => US
[patent_app_date] => 2023-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12557
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18108526
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/108526 | ARSENIC-DOPED EPITAXIAL SOURCE/DRAIN REGIONS FOR NMOS | Feb 9, 2023 | Pending |
Array
(
[id] => 18439993
[patent_doc_number] => 20230187288
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => Gate Formation Of Semiconductor Devices
[patent_app_type] => utility
[patent_app_number] => 18/165007
[patent_app_country] => US
[patent_app_date] => 2023-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8459
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18165007
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/165007 | Gate Formation Of Semiconductor Devices | Feb 5, 2023 | Pending |
Array
(
[id] => 18361989
[patent_doc_number] => 20230143580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => METHODS FOR FORMING A TOPOGRAPHICALLY SELECTIVE SILICON OXIDE FILM BY A CYCLICAL PLASMA-ENHANCED DEPOSITION PROCESS
[patent_app_type] => utility
[patent_app_number] => 18/092219
[patent_app_country] => US
[patent_app_date] => 2022-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14730
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18092219
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/092219 | METHODS FOR FORMING A TOPOGRAPHICALLY SELECTIVE SILICON OXIDE FILM BY A CYCLICAL PLASMA-ENHANCED DEPOSITION PROCESS | Dec 30, 2022 | Pending |
Array
(
[id] => 18311697
[patent_doc_number] => 20230115597
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/991380
[patent_app_country] => US
[patent_app_date] => 2022-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17929
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17991380
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/991380 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Nov 20, 2022 | Pending |
Array
(
[id] => 19228002
[patent_doc_number] => 12007636
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-11
[patent_title] => Manufacturing method for liquid crystal display device
[patent_app_type] => utility
[patent_app_number] => 17/961617
[patent_app_country] => US
[patent_app_date] => 2022-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 6916
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17961617
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/961617 | Manufacturing method for liquid crystal display device | Oct 6, 2022 | Issued |
Array
(
[id] => 19138166
[patent_doc_number] => 11973142
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-30
[patent_title] => Integrated circuit including transistors and a method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/888649
[patent_app_country] => US
[patent_app_date] => 2022-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 6113
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17888649
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/888649 | Integrated circuit including transistors and a method of manufacturing the same | Aug 15, 2022 | Issued |
Array
(
[id] => 18238046
[patent_doc_number] => 20230070357
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-09
[patent_title] => STAIRCASE ETCH CONTROL IN FORMING THREE-DIMENSIONAL MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/888314
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15734
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17888314
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/888314 | STAIRCASE ETCH CONTROL IN FORMING THREE-DIMENSIONAL MEMORY DEVICE | Aug 14, 2022 | Pending |
Array
(
[id] => 18024246
[patent_doc_number] => 20220375745
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-24
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, SUBSTRATE PROCESSING APPARATUS, AND RECORDING MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/881772
[patent_app_country] => US
[patent_app_date] => 2022-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10265
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17881772
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/881772 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, SUBSTRATE PROCESSING APPARATUS, AND RECORDING MEDIUM | Aug 4, 2022 | Pending |
Array
(
[id] => 18024283
[patent_doc_number] => 20220375782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-24
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/876487
[patent_app_country] => US
[patent_app_date] => 2022-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17895
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17876487
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/876487 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Jul 27, 2022 | Pending |