George Calvin Atkins Jr.
Examiner (ID: 1357, Phone: (571)270-7809 , Office: P/2412 )
Most Active Art Unit | 2412 |
Art Unit(s) | 2412 |
Total Applications | 214 |
Issued Applications | 168 |
Pending Applications | 1 |
Abandoned Applications | 45 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 1214641
[patent_doc_number] => 06715131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-03-30
[patent_title] => 'Method and system for providing resource access in a mobile environment'
[patent_app_type] => B2
[patent_app_number] => 10/458033
[patent_app_country] => US
[patent_app_date] => 2003-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7268
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/715/06715131.pdf
[firstpage_image] =>[orig_patent_app_number] => 10458033
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/458033 | Method and system for providing resource access in a mobile environment | Jun 8, 2003 | Issued |
Array
(
[id] => 6763060
[patent_doc_number] => 20030126422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-03
[patent_title] => 'Configuring integrated circuit devices in a data processing system'
[patent_app_type] => new
[patent_app_number] => 10/371798
[patent_app_country] => US
[patent_app_date] => 2003-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1513
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0126/20030126422.pdf
[firstpage_image] =>[orig_patent_app_number] => 10371798
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/371798 | Configuring integrated circuit devices in a data processing system | Feb 19, 2003 | Issued |
Array
(
[id] => 1271970
[patent_doc_number] => 06662298
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-09
[patent_title] => 'Method and apparatus for manipulation of non-general purpose registers for use during computer boot-up procedures'
[patent_app_type] => B2
[patent_app_number] => 10/358033
[patent_app_country] => US
[patent_app_date] => 2003-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2784
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/662/06662298.pdf
[firstpage_image] =>[orig_patent_app_number] => 10358033
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/358033 | Method and apparatus for manipulation of non-general purpose registers for use during computer boot-up procedures | Feb 3, 2003 | Issued |
Array
(
[id] => 1250289
[patent_doc_number] => 06675313
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-06
[patent_title] => 'Method and apparatus for reducing signal timing skew on a printed circuit board'
[patent_app_type] => B2
[patent_app_number] => 10/329494
[patent_app_country] => US
[patent_app_date] => 2002-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 2967
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/675/06675313.pdf
[firstpage_image] =>[orig_patent_app_number] => 10329494
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/329494 | Method and apparatus for reducing signal timing skew on a printed circuit board | Dec 26, 2002 | Issued |
Array
(
[id] => 6793447
[patent_doc_number] => 20030088791
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-08
[patent_title] => 'Network surveillance'
[patent_app_type] => new
[patent_app_number] => 10/254457
[patent_app_country] => US
[patent_app_date] => 2002-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7781
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20030088791.pdf
[firstpage_image] =>[orig_patent_app_number] => 10254457
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/254457 | Network surveillance | Sep 24, 2002 | Issued |
Array
(
[id] => 6580222
[patent_doc_number] => 20020166045
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-07
[patent_title] => 'Apparatus for automatically retrieving and installing device drivers across a network'
[patent_app_type] => new
[patent_app_number] => 10/185514
[patent_app_country] => US
[patent_app_date] => 2002-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2796
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20020166045.pdf
[firstpage_image] =>[orig_patent_app_number] => 10185514
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/185514 | Apparatus for automatically retrieving and installing device drivers across a network | Jun 27, 2002 | Issued |
Array
(
[id] => 1272001
[patent_doc_number] => 06662304
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-09
[patent_title] => 'Method and apparatus for bit-to-bit timing correction of a high speed memory bus'
[patent_app_type] => B2
[patent_app_number] => 10/046944
[patent_app_country] => US
[patent_app_date] => 2002-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 14075
[patent_no_of_claims] => 71
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/662/06662304.pdf
[firstpage_image] =>[orig_patent_app_number] => 10046944
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/046944 | Method and apparatus for bit-to-bit timing correction of a high speed memory bus | Jan 13, 2002 | Issued |
Array
(
[id] => 6001676
[patent_doc_number] => 20020029355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-07
[patent_title] => 'Channel-to-channel skew compensation apparatus'
[patent_app_type] => new
[patent_app_number] => 09/986526
[patent_app_country] => US
[patent_app_date] => 2001-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 15319
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0029/20020029355.pdf
[firstpage_image] =>[orig_patent_app_number] => 09986526
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/986526 | Channel-to-channel skew compensation apparatus | Nov 8, 2001 | Issued |
Array
(
[id] => 1309078
[patent_doc_number] => 06629249
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-09-30
[patent_title] => 'Need based synchronization of computer system time clock to reduce loading on network server'
[patent_app_type] => B2
[patent_app_number] => 10/032511
[patent_app_country] => US
[patent_app_date] => 2001-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5672
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/629/06629249.pdf
[firstpage_image] =>[orig_patent_app_number] => 10032511
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/032511 | Need based synchronization of computer system time clock to reduce loading on network server | Oct 25, 2001 | Issued |
Array
(
[id] => 6133371
[patent_doc_number] => 20020078060
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-20
[patent_title] => 'Transparent local and distributed memory management system'
[patent_app_type] => new
[patent_app_number] => 09/978836
[patent_app_country] => US
[patent_app_date] => 2001-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6933
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0078/20020078060.pdf
[firstpage_image] =>[orig_patent_app_number] => 09978836
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/978836 | Transparent local and distributed memory management system | Oct 14, 2001 | Issued |
Array
(
[id] => 7629967
[patent_doc_number] => 06636972
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-10-21
[patent_title] => 'System and method for building an executable script for performing a network security audit'
[patent_app_type] => B1
[patent_app_number] => 09/976815
[patent_app_country] => US
[patent_app_date] => 2001-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 12816
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/636/06636972.pdf
[firstpage_image] =>[orig_patent_app_number] => 09976815
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/976815 | System and method for building an executable script for performing a network security audit | Oct 11, 2001 | Issued |
Array
(
[id] => 6934130
[patent_doc_number] => 20010055474
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-12-27
[patent_title] => 'Method and an apparatus for reproducing bitstream having non-sequential system clock data seamlessly therebetween'
[patent_app_type] => new
[patent_app_number] => 09/933179
[patent_app_country] => US
[patent_app_date] => 2001-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 67
[patent_figures_cnt] => 67
[patent_no_of_words] => 45407
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20010055474.pdf
[firstpage_image] =>[orig_patent_app_number] => 09933179
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/933179 | Method and an apparatus for reproducing bitstream having non-sequential system clock data seamlessly therebetween | Aug 20, 2001 | Issued |
Array
(
[id] => 1521806
[patent_doc_number] => 06502198
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-31
[patent_title] => 'Method and an apparatus for reproducing bitstream having non-sequential system clock data seamlessly therebetween'
[patent_app_type] => B2
[patent_app_number] => 09/932969
[patent_app_country] => US
[patent_app_date] => 2001-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 67
[patent_figures_cnt] => 93
[patent_no_of_words] => 44586
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/502/06502198.pdf
[firstpage_image] =>[orig_patent_app_number] => 09932969
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/932969 | Method and an apparatus for reproducing bitstream having non-sequential system clock data seamlessly therebetween | Aug 20, 2001 | Issued |
Array
(
[id] => 6999724
[patent_doc_number] => 20010053281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-12-20
[patent_title] => 'Method and an apparatus for reproducing bitstream having non-sequential system clock data seamlessly therebetween'
[patent_app_type] => new
[patent_app_number] => 09/932953
[patent_app_country] => US
[patent_app_date] => 2001-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 67
[patent_figures_cnt] => 67
[patent_no_of_words] => 45399
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0053/20010053281.pdf
[firstpage_image] =>[orig_patent_app_number] => 09932953
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/932953 | Method and an apparatus for reproducing bitstream having non-sequential system clock data seamlessly therebetween | Aug 20, 2001 | Issued |
Array
(
[id] => 1580485
[patent_doc_number] => 06470460
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-22
[patent_title] => 'Method and an apparatus for reproducing bitstream having non-sequential system clock data seamlessly therebetween'
[patent_app_type] => B1
[patent_app_number] => 09/932999
[patent_app_country] => US
[patent_app_date] => 2001-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 67
[patent_figures_cnt] => 93
[patent_no_of_words] => 44610
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/470/06470460.pdf
[firstpage_image] =>[orig_patent_app_number] => 09932999
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/932999 | Method and an apparatus for reproducing bitstream having non-sequential system clock data seamlessly therebetween | Aug 20, 2001 | Issued |
Array
(
[id] => 1521814
[patent_doc_number] => 06502200
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-31
[patent_title] => 'Method and an apparatus for reproducing bitstream having non-sequential system clock data seamlessly therebetween'
[patent_app_type] => B2
[patent_app_number] => 09/933180
[patent_app_country] => US
[patent_app_date] => 2001-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 67
[patent_figures_cnt] => 93
[patent_no_of_words] => 44622
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/502/06502200.pdf
[firstpage_image] =>[orig_patent_app_number] => 09933180
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/933180 | Method and an apparatus for reproducing bitstream having non-sequential system clock data seamlessly therebetween | Aug 20, 2001 | Issued |
Array
(
[id] => 6717468
[patent_doc_number] => 20030028816
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-06
[patent_title] => 'Controlling processor clock rate based on thread priority'
[patent_app_type] => new
[patent_app_number] => 09/920692
[patent_app_country] => US
[patent_app_date] => 2001-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3951
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20030028816.pdf
[firstpage_image] =>[orig_patent_app_number] => 09920692
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/920692 | Controlling processor clock rate based on thread priority | Aug 1, 2001 | Issued |
Array
(
[id] => 6425932
[patent_doc_number] => 20020184550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-05
[patent_title] => 'Reduced GMII with internal timing compensation'
[patent_app_type] => new
[patent_app_number] => 09/870394
[patent_app_country] => US
[patent_app_date] => 2001-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5090
[patent_no_of_claims] => 51
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20020184550.pdf
[firstpage_image] =>[orig_patent_app_number] => 09870394
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/870394 | Reduced GMII with internal timing compensation | May 29, 2001 | Issued |
Array
(
[id] => 1431699
[patent_doc_number] => 06519764
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-02-11
[patent_title] => 'Method and system for naming and binding objects'
[patent_app_type] => B1
[patent_app_number] => 09/867853
[patent_app_country] => US
[patent_app_date] => 2001-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 68
[patent_no_of_words] => 36925
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/519/06519764.pdf
[firstpage_image] =>[orig_patent_app_number] => 09867853
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/867853 | Method and system for naming and binding objects | May 28, 2001 | Issued |
Array
(
[id] => 1495426
[patent_doc_number] => 06418532
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-07-09
[patent_title] => 'Host device equipped with means for starting a process in response to detecting insertion of a storage media'
[patent_app_type] => B2
[patent_app_number] => 09/814559
[patent_app_country] => US
[patent_app_date] => 2001-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 58
[patent_no_of_words] => 31404
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/418/06418532.pdf
[firstpage_image] =>[orig_patent_app_number] => 09814559
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/814559 | Host device equipped with means for starting a process in response to detecting insertion of a storage media | Mar 21, 2001 | Issued |