Alexander J. Yi
Examiner (ID: 16268, Phone: (571)270-7696 , Office: P/2641 )
Most Active Art Unit | 2643 |
Art Unit(s) | 2643, 2641, 2617 |
Total Applications | 501 |
Issued Applications | 312 |
Pending Applications | 44 |
Abandoned Applications | 145 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 931360
[patent_doc_number] => 06979864
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-12-27
[patent_title] => 'Semiconductor device and method for fabricating such device'
[patent_app_type] => utility
[patent_app_number] => 11/115340
[patent_app_country] => US
[patent_app_date] => 2005-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 64
[patent_no_of_words] => 29651
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/979/06979864.pdf
[firstpage_image] =>[orig_patent_app_number] => 11115340
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/115340 | Semiconductor device and method for fabricating such device | Apr 26, 2005 | Issued |
Array
(
[id] => 944310
[patent_doc_number] => 06967364
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-22
[patent_title] => 'Elevated photo diode in an image sensor'
[patent_app_type] => utility
[patent_app_number] => 11/022941
[patent_app_country] => US
[patent_app_date] => 2004-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 3949
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/967/06967364.pdf
[firstpage_image] =>[orig_patent_app_number] => 11022941
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/022941 | Elevated photo diode in an image sensor | Dec 27, 2004 | Issued |
Array
(
[id] => 7033763
[patent_doc_number] => 20050032273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-10
[patent_title] => 'Structure and method for fine pitch flip chip substrate'
[patent_app_type] => utility
[patent_app_number] => 10/932874
[patent_app_country] => US
[patent_app_date] => 2004-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2895
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20050032273.pdf
[firstpage_image] =>[orig_patent_app_number] => 10932874
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/932874 | Structure and method for fine pitch flip chip substrate | Aug 31, 2004 | Issued |
Array
(
[id] => 7338455
[patent_doc_number] => 20040245562
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-09
[patent_title] => 'Stack gate with tip vertical memory and method for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/884701
[patent_app_country] => US
[patent_app_date] => 2004-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2322
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 3
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0245/20040245562.pdf
[firstpage_image] =>[orig_patent_app_number] => 10884701
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/884701 | Stack gate with tip vertical memory and method for fabricating the same | Jul 1, 2004 | Issued |
Array
(
[id] => 7622035
[patent_doc_number] => 06977466
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-12-20
[patent_title] => 'Flat lamp for emitting lights to a surface area and liquid crystal display using the same'
[patent_app_type] => utility
[patent_app_number] => 10/842575
[patent_app_country] => US
[patent_app_date] => 2004-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 3503
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/977/06977466.pdf
[firstpage_image] =>[orig_patent_app_number] => 10842575
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/842575 | Flat lamp for emitting lights to a surface area and liquid crystal display using the same | May 10, 2004 | Issued |
Array
(
[id] => 769070
[patent_doc_number] => 07005347
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-02-28
[patent_title] => 'Structures of and methods of fabricating trench-gated MIS devices'
[patent_app_type] => utility
[patent_app_number] => 10/832776
[patent_app_country] => US
[patent_app_date] => 2004-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 73
[patent_figures_cnt] => 90
[patent_no_of_words] => 10801
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/005/07005347.pdf
[firstpage_image] =>[orig_patent_app_number] => 10832776
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/832776 | Structures of and methods of fabricating trench-gated MIS devices | Apr 26, 2004 | Issued |
Array
(
[id] => 785214
[patent_doc_number] => 06989307
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-24
[patent_title] => 'Mask ROM, and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/803422
[patent_app_country] => US
[patent_app_date] => 2004-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 3064
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/989/06989307.pdf
[firstpage_image] =>[orig_patent_app_number] => 10803422
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/803422 | Mask ROM, and fabrication method thereof | Mar 17, 2004 | Issued |
Array
(
[id] => 788360
[patent_doc_number] => 06987293
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-17
[patent_title] => 'Semiconductor integrated circuit device and standard cell placement design method'
[patent_app_type] => utility
[patent_app_number] => 10/796962
[patent_app_country] => US
[patent_app_date] => 2004-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 2982
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/987/06987293.pdf
[firstpage_image] =>[orig_patent_app_number] => 10796962
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/796962 | Semiconductor integrated circuit device and standard cell placement design method | Mar 10, 2004 | Issued |
Array
(
[id] => 7441615
[patent_doc_number] => 20040195624
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-07
[patent_title] => 'Strained silicon fin field effect transistor'
[patent_app_type] => new
[patent_app_number] => 10/785515
[patent_app_country] => US
[patent_app_date] => 2004-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3073
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20040195624.pdf
[firstpage_image] =>[orig_patent_app_number] => 10785515
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/785515 | Strained silicon fin field effect transistor | Feb 23, 2004 | Abandoned |
Array
(
[id] => 7420963
[patent_doc_number] => 20040183136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-23
[patent_title] => 'Planarized and silicided trench contact'
[patent_app_type] => new
[patent_app_number] => 10/768280
[patent_app_country] => US
[patent_app_date] => 2004-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 17299
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20040183136.pdf
[firstpage_image] =>[orig_patent_app_number] => 10768280
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/768280 | Planarized and silicided trench contact | Jan 28, 2004 | Issued |
Array
(
[id] => 7283668
[patent_doc_number] => 20040145059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-29
[patent_title] => 'Semiconductor devices and manufacturing methods'
[patent_app_type] => new
[patent_app_number] => 10/760022
[patent_app_country] => US
[patent_app_date] => 2004-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7667
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20040145059.pdf
[firstpage_image] =>[orig_patent_app_number] => 10760022
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/760022 | Semiconductor devices and manufacturing methods | Jan 18, 2004 | Issued |
Array
(
[id] => 7421044
[patent_doc_number] => 20040183152
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-23
[patent_title] => 'Semiconductor photodetection device'
[patent_app_type] => new
[patent_app_number] => 10/736072
[patent_app_country] => US
[patent_app_date] => 2003-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 8324
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20040183152.pdf
[firstpage_image] =>[orig_patent_app_number] => 10736072
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/736072 | Semiconductor photodetection device | Dec 15, 2003 | Issued |
Array
(
[id] => 6915558
[patent_doc_number] => 20050093119
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-05
[patent_title] => 'Window type case for memory card'
[patent_app_type] => utility
[patent_app_number] => 10/698711
[patent_app_country] => US
[patent_app_date] => 2003-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 827
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0093/20050093119.pdf
[firstpage_image] =>[orig_patent_app_number] => 10698711
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/698711 | Window type case for memory card | Oct 30, 2003 | Abandoned |
Array
(
[id] => 6988660
[patent_doc_number] => 20050087790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-28
[patent_title] => 'HIGH-K DIELECTRIC STACK IN A MIM CAPACITOR AND METHOD FOR ITS FABRICATION'
[patent_app_type] => utility
[patent_app_number] => 10/692431
[patent_app_country] => US
[patent_app_date] => 2003-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3427
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0087/20050087790.pdf
[firstpage_image] =>[orig_patent_app_number] => 10692431
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/692431 | High-k dielectric stack in a MIM capacitor and method for its fabrication | Oct 21, 2003 | Issued |
Array
(
[id] => 1046776
[patent_doc_number] => 06864171
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-08
[patent_title] => 'Via density rules'
[patent_app_type] => utility
[patent_app_number] => 10/682462
[patent_app_country] => US
[patent_app_date] => 2003-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1587
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/864/06864171.pdf
[firstpage_image] =>[orig_patent_app_number] => 10682462
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/682462 | Via density rules | Oct 8, 2003 | Issued |
Array
(
[id] => 979373
[patent_doc_number] => 06930379
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-16
[patent_title] => 'Power gridding scheme'
[patent_app_type] => utility
[patent_app_number] => 10/680772
[patent_app_country] => US
[patent_app_date] => 2003-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 2831
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/930/06930379.pdf
[firstpage_image] =>[orig_patent_app_number] => 10680772
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/680772 | Power gridding scheme | Oct 6, 2003 | Issued |
Array
(
[id] => 7269962
[patent_doc_number] => 20040058480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-25
[patent_title] => 'Structure and method of forming bitline contacts for a vertical dram array using a line bitline contact mask'
[patent_app_type] => new
[patent_app_number] => 10/667308
[patent_app_country] => US
[patent_app_date] => 2003-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2775
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20040058480.pdf
[firstpage_image] =>[orig_patent_app_number] => 10667308
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/667308 | Structure and method of forming bitline contacts for a vertical DRAM array using a line bitline contact mask | Sep 22, 2003 | Issued |
Array
(
[id] => 7301224
[patent_doc_number] => 20040113201
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-17
[patent_title] => 'Structures of and methods of fabricating trench-gated MIS devices'
[patent_app_type] => new
[patent_app_number] => 10/668866
[patent_app_country] => US
[patent_app_date] => 2003-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 74
[patent_figures_cnt] => 74
[patent_no_of_words] => 10995
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20040113201.pdf
[firstpage_image] =>[orig_patent_app_number] => 10668866
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/668866 | Structures of and methods of fabricating trench-gated MIS devices | Sep 21, 2003 | Abandoned |
Array
(
[id] => 1063589
[patent_doc_number] => 06849870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-01
[patent_title] => 'Organic gate insulating film and organic thin film transistor using the same'
[patent_app_type] => utility
[patent_app_number] => 10/657191
[patent_app_country] => US
[patent_app_date] => 2003-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 5067
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 282
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/849/06849870.pdf
[firstpage_image] =>[orig_patent_app_number] => 10657191
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/657191 | Organic gate insulating film and organic thin film transistor using the same | Sep 8, 2003 | Issued |
Array
(
[id] => 754203
[patent_doc_number] => 07018853
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-28
[patent_title] => 'Stepped structure for a multi-rank, stacked polymer memory device and method of making same'
[patent_app_type] => utility
[patent_app_number] => 10/651721
[patent_app_country] => US
[patent_app_date] => 2003-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 5683
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/018/07018853.pdf
[firstpage_image] =>[orig_patent_app_number] => 10651721
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/651721 | Stepped structure for a multi-rank, stacked polymer memory device and method of making same | Aug 28, 2003 | Issued |