Ronald Griffin
Examiner (ID: 3104)
Most Active Art Unit | 1505 |
Art Unit(s) | 2899, 1815, 1609, 1505, 1503, 1803, 1611, 1802, 1203 |
Total Applications | 1799 |
Issued Applications | 1610 |
Pending Applications | 8 |
Abandoned Applications | 181 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 19506446
[patent_doc_number] => 12117866
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-15
[patent_title] => SOC for operating plural NPUS according to plural clock signals having multi-phases
[patent_app_type] => utility
[patent_app_number] => 18/473746
[patent_app_country] => US
[patent_app_date] => 2023-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 18074
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18473746
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/473746 | SOC for operating plural NPUS according to plural clock signals having multi-phases | Sep 24, 2023 | Issued |
Array
(
[id] => 18772535
[patent_doc_number] => 20230367361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => ASYNCHRONOUS ASIC
[patent_app_type] => utility
[patent_app_number] => 18/358623
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6847
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18358623
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/358623 | Asynchronous ASIC | Jul 24, 2023 | Issued |
Array
(
[id] => 18651588
[patent_doc_number] => 20230297424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-21
[patent_title] => SYSTEM, APPARATUS AND METHOD FOR PROVIDING HARDWARE STATE FEEDBACK TO AN OPERATING SYSTEM IN A HETEROGENEOUS PROCESSOR
[patent_app_type] => utility
[patent_app_number] => 18/322636
[patent_app_country] => US
[patent_app_date] => 2023-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21205
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18322636
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/322636 | SYSTEM, APPARATUS AND METHOD FOR PROVIDING HARDWARE STATE FEEDBACK TO AN OPERATING SYSTEM IN A HETEROGENEOUS PROCESSOR | May 23, 2023 | Pending |
Array
(
[id] => 18598865
[patent_doc_number] => 20230273664
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => SYSTEMS AND METHODS FOR ELASTIC DELIVERY, PROCESSING, AND STORAGE FOR WEARABLE DEVICES BASED ON SYSTEM RESOURCES
[patent_app_type] => utility
[patent_app_number] => 18/312768
[patent_app_country] => US
[patent_app_date] => 2023-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15891
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18312768
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/312768 | Systems and methods for elastic delivery, processing, and storage for wearable devices based on system resources | May 4, 2023 | Issued |
Array
(
[id] => 18981838
[patent_doc_number] => 11907010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-20
[patent_title] => Multi-clock synchronization in power grids
[patent_app_type] => utility
[patent_app_number] => 18/304404
[patent_app_country] => US
[patent_app_date] => 2023-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4986
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18304404
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/304404 | Multi-clock synchronization in power grids | Apr 20, 2023 | Issued |
Array
(
[id] => 18523295
[patent_doc_number] => 20230233950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => MODULAR AMUSEMENT PARK SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 18/130173
[patent_app_country] => US
[patent_app_date] => 2023-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6606
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18130173
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/130173 | MODULAR AMUSEMENT PARK SYSTEMS AND METHODS | Apr 2, 2023 | Pending |
Array
(
[id] => 18470971
[patent_doc_number] => 20230205257
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => ASYNCHRONOUS ASIC
[patent_app_type] => utility
[patent_app_number] => 18/175466
[patent_app_country] => US
[patent_app_date] => 2023-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6885
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18175466
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/175466 | Asynchronous ASIC | Feb 26, 2023 | Issued |
Array
(
[id] => 18407358
[patent_doc_number] => 20230168710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-01
[patent_title] => ENHANCED TIME RESOLUTION FOR REAL-TIME CLOCKS
[patent_app_type] => utility
[patent_app_number] => 18/159187
[patent_app_country] => US
[patent_app_date] => 2023-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5577
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18159187
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/159187 | Enhanced time resolution for real-time clocks | Jan 24, 2023 | Issued |
Array
(
[id] => 18393385
[patent_doc_number] => 20230161605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => SYSTEM AND METHOD FOR AUTOMATED CONFIGURATION OF A COMPUTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/101356
[patent_app_country] => US
[patent_app_date] => 2023-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8267
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18101356
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/101356 | SYSTEM AND METHOD FOR AUTOMATED CONFIGURATION OF A COMPUTING DEVICE | Jan 24, 2023 | Pending |
Array
(
[id] => 18957160
[patent_doc_number] => 20240045487
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => ELECTRICAL EVENT RECOVERY SYSTEM AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/078516
[patent_app_country] => US
[patent_app_date] => 2022-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18078516
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/078516 | ELECTRICAL EVENT RECOVERY SYSTEM AND METHOD | Dec 8, 2022 | Pending |
Array
(
[id] => 18438056
[patent_doc_number] => 20230185351
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => POWER MANAGEMENT INTEGRATED CIRCUIT DEVICE HAVING MULTIPLE INITIALIZATION/POWER UP MODES
[patent_app_type] => utility
[patent_app_number] => 18/077881
[patent_app_country] => US
[patent_app_date] => 2022-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18077881
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/077881 | POWER MANAGEMENT INTEGRATED CIRCUIT DEVICE HAVING MULTIPLE INITIALIZATION/POWER UP MODES | Dec 7, 2022 | Pending |
Array
(
[id] => 18266995
[patent_doc_number] => 20230088237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => EFFICIENT AND MORE ADVANCED IMPLEMENTATION OF RING-ALLREDUCE ALGORITHM FOR DISTRIBUTED PARALLEL DEEP LEARNING
[patent_app_type] => utility
[patent_app_number] => 18/059368
[patent_app_country] => US
[patent_app_date] => 2022-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13702
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18059368
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/059368 | Efficient and more advanced implementation of ring-allreduce algorithm for distributed parallel deep learning | Nov 27, 2022 | Issued |
Array
(
[id] => 18167688
[patent_doc_number] => 20230034295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => POWER CONSUMPTION OPTIMIZATION ON THE CLOUD
[patent_app_type] => utility
[patent_app_number] => 17/958972
[patent_app_country] => US
[patent_app_date] => 2022-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7586
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17958972
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/958972 | Power consumption optimization on the cloud | Oct 2, 2022 | Issued |
Array
(
[id] => 18422699
[patent_doc_number] => 20230177163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => INFORMATION PROCESSING SYSTEM, INFORMATION PROCESSING APPARATUS, AND INFORMATION PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/953490
[patent_app_country] => US
[patent_app_date] => 2022-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9132
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17953490
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/953490 | INFORMATION PROCESSING SYSTEM, INFORMATION PROCESSING APPARATUS, AND INFORMATION PROCESSING METHOD | Sep 26, 2022 | Pending |
Array
(
[id] => 18144352
[patent_doc_number] => 20230018203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => ASYNCHRONOUS ASIC
[patent_app_type] => utility
[patent_app_number] => 17/950808
[patent_app_country] => US
[patent_app_date] => 2022-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6800
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17950808
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/950808 | Asynchronous ASIC | Sep 21, 2022 | Issued |
Array
(
[id] => 18965728
[patent_doc_number] => 11899490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => System and method for global synchronization of time in a distributed processing environment
[patent_app_type] => utility
[patent_app_number] => 17/893690
[patent_app_country] => US
[patent_app_date] => 2022-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5186
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17893690
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/893690 | System and method for global synchronization of time in a distributed processing environment | Aug 22, 2022 | Issued |
Array
(
[id] => 18060023
[patent_doc_number] => 20220391109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-08
[patent_title] => POWER TARGET CALIBRATION FOR CONTROLLING DRIVE-TO-DRIVE PERFORMANCE VARIATIONS IN SOLID STATE DRIVES (SSDs)
[patent_app_type] => utility
[patent_app_number] => 17/889088
[patent_app_country] => US
[patent_app_date] => 2022-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9598
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17889088
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/889088 | Power target calibration for controlling drive-to-drive performance variations in solid state drives (SSDs) | Aug 15, 2022 | Issued |
Array
(
[id] => 18322944
[patent_doc_number] => 20230121072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => SEMICONDUCTOR PACKAGE AND THERMAL MANAGEMENT METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/879089
[patent_app_country] => US
[patent_app_date] => 2022-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6367
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17879089
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/879089 | SEMICONDUCTOR PACKAGE AND THERMAL MANAGEMENT METHOD THEREOF | Aug 1, 2022 | Pending |
Array
(
[id] => 18941485
[patent_doc_number] => 20240036624
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => VOLTAGE IDENTIFICATION SIGNAL DECODER
[patent_app_type] => utility
[patent_app_number] => 17/874696
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17874696
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/874696 | Voltage identification signal decoder | Jul 26, 2022 | Issued |
Array
(
[id] => 18038106
[patent_doc_number] => 20220382322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => GLITCH DETECTOR
[patent_app_type] => utility
[patent_app_number] => 17/814269
[patent_app_country] => US
[patent_app_date] => 2022-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13496
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17814269
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/814269 | Glitch detector | Jul 21, 2022 | Issued |