Patrick D Cicchino

Array ( [id] => 3007411 [patent_doc_number] => 05367653 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-22 [patent_title] => 'Reconfigurable multi-way associative cache memory' [patent_app_type] => 1 [patent_app_number] => 7/813971 [patent_app_country] => US [patent_app_date] => 1991-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 9892 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/367/05367653.pdf [firstpage_image] =>[orig_patent_app_number] => 813971 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3069211 [patent_doc_number] => 05357618 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-18 [patent_title] => 'Cache prefetch and bypass using stride registers' [patent_app_type] => 1 [patent_app_number] => 7/686221 [patent_app_country] => US [patent_app_date] => 1991-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4667 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/357/05357618.pdf [firstpage_image] =>[orig_patent_app_number] => 686221 [rel_patent_id] =>[rel_patent_doc_number] =>)