Array
(
[id] => 4057305
[patent_doc_number] => 05932912
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-03
[patent_title] => 'Semiconductor device having LDD structure with a recess in the source/drain region which is formed during the removal of a damaged layer'
[patent_app_type] => 1
[patent_app_number] => 8/946390
[patent_app_country] => US
[patent_app_date] => 1997-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 65
[patent_no_of_words] => 20762
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/932/05932912.pdf
[firstpage_image] =>[orig_patent_app_number] => 946390
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/946390 | Semiconductor device having LDD structure with a recess in the source/drain region which is formed during the removal of a damaged layer | Oct 6, 1997 | Issued |
Array
(
[id] => 3926786
[patent_doc_number] => 05914511
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-06-22
[patent_title] => 'Circuit and method for a folded bit line memory using trench plate capacitor cells with body bias contacts'
[patent_app_type] => 1
[patent_app_number] => 8/944312
[patent_app_country] => US
[patent_app_date] => 1997-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 36
[patent_no_of_words] => 7637
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/914/05914511.pdf
[firstpage_image] =>[orig_patent_app_number] => 944312
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/944312 | Circuit and method for a folded bit line memory using trench plate capacitor cells with body bias contacts | Oct 5, 1997 | Issued |
Array
(
[id] => 3953826
[patent_doc_number] => 05977598
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-02
[patent_title] => 'High load resistance implemented in a separate polysilicon layer with diffusion barrier therein for preventing load punch through therefrom'
[patent_app_type] => 1
[patent_app_number] => 8/935869
[patent_app_country] => US
[patent_app_date] => 1997-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3776
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/977/05977598.pdf
[firstpage_image] =>[orig_patent_app_number] => 935869
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/935869 | High load resistance implemented in a separate polysilicon layer with diffusion barrier therein for preventing load punch through therefrom | Sep 22, 1997 | Issued |