Jeffrey David Asch
Examiner (ID: 3907, Phone: (571)272-2632 , Office: P/2916 )
Most Active Art Unit | 2913 |
Art Unit(s) | 2916, 2913, 2903, 2900, OPQA |
Total Applications | 7336 |
Issued Applications | 7271 |
Pending Applications | 1 |
Abandoned Applications | 64 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 7266374
[patent_doc_number] => 20040243754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-02
[patent_title] => 'ASIC expansion module for PDA'
[patent_app_type] => new
[patent_app_number] => 10/885736
[patent_app_country] => US
[patent_app_date] => 2004-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3527
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0243/20040243754.pdf
[firstpage_image] =>[orig_patent_app_number] => 10885736
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/885736 | Data terminal equipment | Jul 7, 2004 | Issued |
Array
(
[id] => 695185
[patent_doc_number] => 07076590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-11
[patent_title] => 'Asic expansion module for PDA'
[patent_app_type] => utility
[patent_app_number] => 10/885738
[patent_app_country] => US
[patent_app_date] => 2004-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3495
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/076/07076590.pdf
[firstpage_image] =>[orig_patent_app_number] => 10885738
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/885738 | Asic expansion module for PDA | Jul 7, 2004 | Issued |
Array
(
[id] => 675914
[patent_doc_number] => 07093054
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-08-15
[patent_title] => 'Method of transferring signals between a TTL microcontroller and a RS232 device'
[patent_app_type] => utility
[patent_app_number] => 10/788819
[patent_app_country] => US
[patent_app_date] => 2004-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 5476
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 308
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/093/07093054.pdf
[firstpage_image] =>[orig_patent_app_number] => 10788819
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/788819 | Method of transferring signals between a TTL microcontroller and a RS232 device | Feb 26, 2004 | Issued |
Array
(
[id] => 7341196
[patent_doc_number] => 20040133724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-08
[patent_title] => 'Programmable fixed priority and round robin arbiter for providing high-speed arbitration and bus control method therein'
[patent_app_type] => new
[patent_app_number] => 10/720808
[patent_app_country] => US
[patent_app_date] => 2003-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5056
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0133/20040133724.pdf
[firstpage_image] =>[orig_patent_app_number] => 10720808
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/720808 | Programmable fixed priority and round robin arbiter for providing high-speed arbitration and bus control method therein | Nov 23, 2003 | Issued |
Array
(
[id] => 641063
[patent_doc_number] => 07127545
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-10-24
[patent_title] => 'System and method for dynamically loadable storage device I/O policy modules'
[patent_app_type] => utility
[patent_app_number] => 10/717037
[patent_app_country] => US
[patent_app_date] => 2003-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7982
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/127/07127545.pdf
[firstpage_image] =>[orig_patent_app_number] => 10717037
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/717037 | System and method for dynamically loadable storage device I/O policy modules | Nov 18, 2003 | Issued |
Array
(
[id] => 7214219
[patent_doc_number] => 20040088466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-06
[patent_title] => 'Hot docking drive wedge and port replicator'
[patent_app_type] => new
[patent_app_number] => 10/690905
[patent_app_country] => US
[patent_app_date] => 2003-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5803
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20040088466.pdf
[firstpage_image] =>[orig_patent_app_number] => 10690905
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/690905 | Hot docking drive wedge and port replicator | Oct 21, 2003 | Issued |
Array
(
[id] => 706614
[patent_doc_number] => 07065594
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-20
[patent_title] => 'Method and apparatus of allocating minimum and maximum bandwidths on a bus-based communication system'
[patent_app_type] => utility
[patent_app_number] => 10/669192
[patent_app_country] => US
[patent_app_date] => 2003-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4677
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/065/07065594.pdf
[firstpage_image] =>[orig_patent_app_number] => 10669192
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/669192 | Method and apparatus of allocating minimum and maximum bandwidths on a bus-based communication system | Sep 22, 2003 | Issued |
Array
(
[id] => 706614
[patent_doc_number] => 07065594
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-20
[patent_title] => 'Method and apparatus of allocating minimum and maximum bandwidths on a bus-based communication system'
[patent_app_type] => utility
[patent_app_number] => 10/669192
[patent_app_country] => US
[patent_app_date] => 2003-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4677
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/065/07065594.pdf
[firstpage_image] =>[orig_patent_app_number] => 10669192
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/669192 | Method and apparatus of allocating minimum and maximum bandwidths on a bus-based communication system | Sep 22, 2003 | Issued |
Array
(
[id] => 629753
[patent_doc_number] => 07136948
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-14
[patent_title] => 'Status notification apparatus status notification method and status notification program'
[patent_app_type] => utility
[patent_app_number] => 10/666561
[patent_app_country] => US
[patent_app_date] => 2003-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5250
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/136/07136948.pdf
[firstpage_image] =>[orig_patent_app_number] => 10666561
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/666561 | Status notification apparatus status notification method and status notification program | Sep 21, 2003 | Issued |
Array
(
[id] => 7358209
[patent_doc_number] => 20040049293
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-11
[patent_title] => 'Bus architecture and shared bus arbitration method for a communication processor'
[patent_app_type] => new
[patent_app_number] => 10/659533
[patent_app_country] => US
[patent_app_date] => 2003-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5157
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20040049293.pdf
[firstpage_image] =>[orig_patent_app_number] => 10659533
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/659533 | Bus arbitration method employing a table of slots suitably distributed amongst bus masters | Sep 9, 2003 | Issued |
Array
(
[id] => 7138514
[patent_doc_number] => 20040044877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-04
[patent_title] => 'Computer node to mesh interface for highly scalable parallel processing system'
[patent_app_type] => new
[patent_app_number] => 10/446602
[patent_app_country] => US
[patent_app_date] => 2003-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9830
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0044/20040044877.pdf
[firstpage_image] =>[orig_patent_app_number] => 10446602
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/446602 | Computer node to mesh interface for highly scalable parallel processing system | May 27, 2003 | Abandoned |
Array
(
[id] => 7672154
[patent_doc_number] => 20040181625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-16
[patent_title] => 'Apparatus and method for controlling resource transfers in a logically partitioned computer system'
[patent_app_type] => new
[patent_app_number] => 10/388350
[patent_app_country] => US
[patent_app_date] => 2003-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9364
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0181/20040181625.pdf
[firstpage_image] =>[orig_patent_app_number] => 10388350
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/388350 | Apparatus and method for controlling resource transfers using locks in a logically partitioned computer system | Mar 12, 2003 | Issued |
Array
(
[id] => 679917
[patent_doc_number] => 07089346
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-08
[patent_title] => 'Method of operating a crossbar switch'
[patent_app_type] => utility
[patent_app_number] => 10/378365
[patent_app_country] => US
[patent_app_date] => 2003-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 4554
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/089/07089346.pdf
[firstpage_image] =>[orig_patent_app_number] => 10378365
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/378365 | Method of operating a crossbar switch | Mar 2, 2003 | Issued |
Array
(
[id] => 765954
[patent_doc_number] => 07013355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-14
[patent_title] => 'Device and method for improved serial bus transaction using incremental address decode'
[patent_app_type] => utility
[patent_app_number] => 10/340443
[patent_app_country] => US
[patent_app_date] => 2003-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3066
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/013/07013355.pdf
[firstpage_image] =>[orig_patent_app_number] => 10340443
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/340443 | Device and method for improved serial bus transaction using incremental address decode | Jan 8, 2003 | Issued |
Array
(
[id] => 623191
[patent_doc_number] => 07143219
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-11-28
[patent_title] => 'Multilevel fair priority round robin arbiter'
[patent_app_type] => utility
[patent_app_number] => 10/335577
[patent_app_country] => US
[patent_app_date] => 2002-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8232
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/143/07143219.pdf
[firstpage_image] =>[orig_patent_app_number] => 10335577
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/335577 | Multilevel fair priority round robin arbiter | Dec 30, 2002 | Issued |
Array
(
[id] => 725853
[patent_doc_number] => 07051131
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-05-23
[patent_title] => 'Method and apparatus for recording and monitoring bus activity in a multi-processor environment'
[patent_app_type] => utility
[patent_app_number] => 10/330829
[patent_app_country] => US
[patent_app_date] => 2002-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7583
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/051/07051131.pdf
[firstpage_image] =>[orig_patent_app_number] => 10330829
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/330829 | Method and apparatus for recording and monitoring bus activity in a multi-processor environment | Dec 26, 2002 | Issued |
Array
(
[id] => 6762986
[patent_doc_number] => 20030126348
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-03
[patent_title] => 'Multi-processing memory duplication system'
[patent_app_type] => new
[patent_app_number] => 10/322715
[patent_app_country] => US
[patent_app_date] => 2002-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6198
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0126/20030126348.pdf
[firstpage_image] =>[orig_patent_app_number] => 10322715
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/322715 | Multi-processing memory duplication system | Dec 18, 2002 | Issued |
Array
(
[id] => 7293370
[patent_doc_number] => 20040111549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-10
[patent_title] => 'Method, system, and program for improved interrupt processing'
[patent_app_type] => new
[patent_app_number] => 10/315610
[patent_app_country] => US
[patent_app_date] => 2002-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5576
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0111/20040111549.pdf
[firstpage_image] =>[orig_patent_app_number] => 10315610
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/315610 | Method, system, and program for improved interrupt processing | Dec 9, 2002 | Abandoned |
Array
(
[id] => 7605739
[patent_doc_number] => 07099983
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-29
[patent_title] => 'Multi-core communications module, data communications system incorporating a multi-core communications module, and data communications process'
[patent_app_type] => utility
[patent_app_number] => 10/303589
[patent_app_country] => US
[patent_app_date] => 2002-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4276
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/099/07099983.pdf
[firstpage_image] =>[orig_patent_app_number] => 10303589
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/303589 | Multi-core communications module, data communications system incorporating a multi-core communications module, and data communications process | Nov 24, 2002 | Issued |
Array
(
[id] => 653523
[patent_doc_number] => 07114022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-26
[patent_title] => 'Method for generating interrupt signal and media access controller utilizing the same'
[patent_app_type] => utility
[patent_app_number] => 10/264658
[patent_app_country] => US
[patent_app_date] => 2002-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 2610
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/114/07114022.pdf
[firstpage_image] =>[orig_patent_app_number] => 10264658
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/264658 | Method for generating interrupt signal and media access controller utilizing the same | Oct 3, 2002 | Issued |