Willie L Davis
Examiner (ID: 5098)
Most Active Art Unit | 2877 |
Art Unit(s) | 2877 |
Total Applications | 12 |
Issued Applications | 10 |
Pending Applications | 0 |
Abandoned Applications | 2 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18759837
[patent_doc_number] => 11810876
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-11-07
[patent_title] => Heterogeneous integration of radio frequency transistor chiplets having interconnection tuning circuits
[patent_app_type] => utility
[patent_app_number] => 18/182314
[patent_app_country] => US
[patent_app_date] => 2023-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11021
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18182314
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/182314 | Heterogeneous integration of radio frequency transistor chiplets having interconnection tuning circuits | Mar 9, 2023 | Issued |
Array
(
[id] => 18424193
[patent_doc_number] => 20230178657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 18/103505
[patent_app_country] => US
[patent_app_date] => 2023-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18103505
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/103505 | Oxide semiconductor field effect transistor | Jan 30, 2023 | Issued |
Array
(
[id] => 18424188
[patent_doc_number] => 20230178652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => TRANSISTORS WITH DUAL WELLS
[patent_app_type] => utility
[patent_app_number] => 18/102833
[patent_app_country] => US
[patent_app_date] => 2023-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4294
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18102833
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/102833 | TRANSISTORS WITH DUAL WELLS | Jan 29, 2023 | Pending |
Array
(
[id] => 19371752
[patent_doc_number] => 12063857
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-13
[patent_title] => Organic light-emitting device and display apparatus including the same
[patent_app_type] => utility
[patent_app_number] => 18/160631
[patent_app_country] => US
[patent_app_date] => 2023-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 21658
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18160631
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/160631 | Organic light-emitting device and display apparatus including the same | Jan 26, 2023 | Issued |
Array
(
[id] => 18379671
[patent_doc_number] => 20230154760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => Reduction of Line Wiggling
[patent_app_type] => utility
[patent_app_number] => 18/156123
[patent_app_country] => US
[patent_app_date] => 2023-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7570
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18156123
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/156123 | Reduction of Line Wiggling | Jan 17, 2023 | Pending |
Array
(
[id] => 18362653
[patent_doc_number] => 20230144244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => Semiconductor Device and Method of Manufacture
[patent_app_type] => utility
[patent_app_number] => 18/153532
[patent_app_country] => US
[patent_app_date] => 2023-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14329
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18153532
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/153532 | Semiconductor Device and Method of Manufacture | Jan 11, 2023 | Pending |
Array
(
[id] => 18352278
[patent_doc_number] => 20230140389
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => MULTI-CHIP PACKAGE WITH HIGH DENSITY INTERCONNECTS
[patent_app_type] => utility
[patent_app_number] => 18/091781
[patent_app_country] => US
[patent_app_date] => 2022-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7326
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18091781
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/091781 | MULTI-CHIP PACKAGE WITH HIGH DENSITY INTERCONNECTS | Dec 29, 2022 | Pending |
Array
(
[id] => 18346166
[patent_doc_number] => 20230134276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => FAN-OUT SEMICONDUCTOR PACKAGE INCLUDING UNDER-BUMP METALLURGY
[patent_app_type] => utility
[patent_app_number] => 18/091509
[patent_app_country] => US
[patent_app_date] => 2022-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13562
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18091509
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/091509 | Fan-out semiconductor package including under-bump metallurgy | Dec 29, 2022 | Issued |
Array
(
[id] => 19328893
[patent_doc_number] => 12046582
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-23
[patent_title] => Methods of forming microelectronic devices including source structures overlying stack structures
[patent_app_type] => utility
[patent_app_number] => 18/051459
[patent_app_country] => US
[patent_app_date] => 2022-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 15312
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18051459
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/051459 | Methods of forming microelectronic devices including source structures overlying stack structures | Oct 30, 2022 | Issued |
Array
(
[id] => 18146480
[patent_doc_number] => 20230020337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => ELECTRICAL COMPONENT WITH A DIELECTRIC PASSIVATION STACK
[patent_app_type] => utility
[patent_app_number] => 17/949325
[patent_app_country] => US
[patent_app_date] => 2022-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4854
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17949325
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/949325 | ELECTRICAL COMPONENT WITH A DIELECTRIC PASSIVATION STACK | Sep 20, 2022 | Pending |
Array
(
[id] => 18113024
[patent_doc_number] => 20230005904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => STACKED INTERPOSER STRUCTURES, MICROELECTRONIC DEVICE ASSEMBLIES INCLUDING SAME, AND METHODS OF FABRICATION, AND RELATED ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/931284
[patent_app_country] => US
[patent_app_date] => 2022-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11724
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17931284
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/931284 | STACKED INTERPOSER STRUCTURES, MICROELECTRONIC DEVICE ASSEMBLIES INCLUDING SAME, AND METHODS OF FABRICATION, AND RELATED ELECTRONIC SYSTEMS | Sep 11, 2022 | Pending |
Array
(
[id] => 18061773
[patent_doc_number] => 20220392860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-08
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING RESISTOR ELEMENT
[patent_app_type] => utility
[patent_app_number] => 17/887385
[patent_app_country] => US
[patent_app_date] => 2022-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6941
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17887385
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/887385 | Semiconductor device including resistor element | Aug 11, 2022 | Issued |
Array
(
[id] => 18062050
[patent_doc_number] => 20220393137
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-08
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/817429
[patent_app_country] => US
[patent_app_date] => 2022-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13022
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17817429
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/817429 | Display panel | Aug 3, 2022 | Issued |
Array
(
[id] => 18068139
[patent_doc_number] => 20220399227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-15
[patent_title] => Semiconductor Device Structures
[patent_app_type] => utility
[patent_app_number] => 17/815177
[patent_app_country] => US
[patent_app_date] => 2022-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7433
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17815177
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/815177 | Semiconductor device structures | Jul 25, 2022 | Issued |
Array
(
[id] => 18008629
[patent_doc_number] => 20220367396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-17
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/814840
[patent_app_country] => US
[patent_app_date] => 2022-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5579
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17814840
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/814840 | Semiconductor device | Jul 25, 2022 | Issued |
Array
(
[id] => 19428293
[patent_doc_number] => 12087727
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-10
[patent_title] => Joint structure in semiconductor package and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/872023
[patent_app_country] => US
[patent_app_date] => 2022-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 20552
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17872023
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/872023 | Joint structure in semiconductor package and manufacturing method thereof | Jul 24, 2022 | Issued |
Array
(
[id] => 17993317
[patent_doc_number] => 20220359354
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => Bump Joint Structure with Distortion and Method Forming Same
[patent_app_type] => utility
[patent_app_number] => 17/813820
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7745
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17813820
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/813820 | Bump joint structure with distortion and method forming same | Jul 19, 2022 | Issued |
Array
(
[id] => 17984004
[patent_doc_number] => 20220350041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => SILICON PHOTOMULTIPLIERS WITH SPLIT MICROCELLS
[patent_app_type] => utility
[patent_app_number] => 17/813872
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5178
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17813872
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/813872 | Silicon photomultipliers with split microcells | Jul 19, 2022 | Issued |
Array
(
[id] => 17993670
[patent_doc_number] => 20220359707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => SEMICONDUCTOR ARRANGEMENT WITH AIRGAP AND METHOD OF FORMING
[patent_app_type] => utility
[patent_app_number] => 17/869571
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8330
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17869571
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/869571 | SEMICONDUCTOR ARRANGEMENT WITH AIRGAP AND METHOD OF FORMING | Jul 19, 2022 | Pending |
Array
(
[id] => 17949344
[patent_doc_number] => 20220336363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => PACKAGE STRUCTURE WITH FAN-OUT FEATURE
[patent_app_type] => utility
[patent_app_number] => 17/856154
[patent_app_country] => US
[patent_app_date] => 2022-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17856154
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/856154 | PACKAGE STRUCTURE WITH FAN-OUT FEATURE | Jun 30, 2022 | Pending |