Mau T Tran
Examiner (ID: 5324)
Most Active Art Unit | 1642 |
Art Unit(s) | 1642 |
Total Applications | 8 |
Issued Applications | 3 |
Pending Applications | 3 |
Abandoned Applications | 2 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17408774
[patent_doc_number] => 11249655
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-02-15
[patent_title] => Data resychronization methods and systems in continuous data protection
[patent_app_type] => utility
[patent_app_number] => 17/114130
[patent_app_country] => US
[patent_app_date] => 2020-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 42
[patent_no_of_words] => 25259
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17114130
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/114130 | Data resychronization methods and systems in continuous data protection | Dec 6, 2020 | Issued |
Array
(
[id] => 17507295
[patent_doc_number] => 20220100398
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => IN-BAND EXTENT LOCKING
[patent_app_type] => utility
[patent_app_number] => 17/034547
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12636
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17034547
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/034547 | In-band extent locking | Sep 27, 2020 | Issued |
Array
(
[id] => 17651473
[patent_doc_number] => 11354200
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-07
[patent_title] => Method and system for facilitating data recovery and version rollback in a storage device
[patent_app_type] => utility
[patent_app_number] => 16/904089
[patent_app_country] => US
[patent_app_date] => 2020-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 6727
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16904089
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/904089 | Method and system for facilitating data recovery and version rollback in a storage device | Jun 16, 2020 | Issued |
Array
(
[id] => 17379820
[patent_doc_number] => 11237836
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Reverse order queue updates by virtual devices
[patent_app_type] => utility
[patent_app_number] => 16/869915
[patent_app_country] => US
[patent_app_date] => 2020-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 13572
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16869915
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/869915 | Reverse order queue updates by virtual devices | May 7, 2020 | Issued |
Array
(
[id] => 16209039
[patent_doc_number] => 20200242029
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => TILE BASED INTERLEAVING AND DE-INTERLEAVING FOR DIGITAL SIGNAL PROCESSING
[patent_app_type] => utility
[patent_app_number] => 16/845303
[patent_app_country] => US
[patent_app_date] => 2020-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11083
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16845303
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/845303 | Tile based interleaving and de-interleaving for digital signal processing | Apr 9, 2020 | Issued |
Array
(
[id] => 17352240
[patent_doc_number] => 11226877
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-18
[patent_title] => Hybrid NVRAM logging in filesystem namespace
[patent_app_type] => utility
[patent_app_number] => 16/787987
[patent_app_country] => US
[patent_app_date] => 2020-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 7060
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16787987
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/787987 | Hybrid NVRAM logging in filesystem namespace | Feb 10, 2020 | Issued |
Array
(
[id] => 17394694
[patent_doc_number] => 11243708
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-08
[patent_title] => Providing track format information when mirroring updated tracks from a primary storage system to a secondary storage system
[patent_app_type] => utility
[patent_app_number] => 16/737877
[patent_app_country] => US
[patent_app_date] => 2020-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 12142
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16737877
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/737877 | Providing track format information when mirroring updated tracks from a primary storage system to a secondary storage system | Jan 7, 2020 | Issued |
Array
(
[id] => 17046829
[patent_doc_number] => 11100010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Apparatus and method for handling memory access requests
[patent_app_type] => utility
[patent_app_number] => 16/583539
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 11541
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16583539
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/583539 | Apparatus and method for handling memory access requests | Sep 25, 2019 | Issued |
Array
(
[id] => 15090637
[patent_doc_number] => 20190340129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => UNIFIED IN-MEMORY CACHE
[patent_app_type] => utility
[patent_app_number] => 16/512394
[patent_app_country] => US
[patent_app_date] => 2019-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9356
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16512394
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/512394 | Unified in-memory cache | Jul 15, 2019 | Issued |
Array
(
[id] => 16772807
[patent_doc_number] => 10983913
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Securing exclusive access to a copy of a metadata track via a process while the metadata track is held in a shared mode by another process
[patent_app_type] => utility
[patent_app_number] => 16/508292
[patent_app_country] => US
[patent_app_date] => 2019-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6290
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16508292
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/508292 | Securing exclusive access to a copy of a metadata track via a process while the metadata track is held in a shared mode by another process | Jul 9, 2019 | Issued |
Array
(
[id] => 14840243
[patent_doc_number] => 20190278522
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => MEMORY BUFFER CHIP, MEMORY SYSTEM AND METHOD OF CONTROLLING THE MEMORY BUFFER CHIP
[patent_app_type] => utility
[patent_app_number] => 16/422858
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5575
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16422858
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/422858 | Memory buffer chip, memory system and method of controlling the memory buffer chip | May 23, 2019 | Issued |
Array
(
[id] => 16338051
[patent_doc_number] => 10789006
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-29
[patent_title] => Path-based data migration from source device to target device
[patent_app_type] => utility
[patent_app_number] => 16/410706
[patent_app_country] => US
[patent_app_date] => 2019-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 12180
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16410706
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/410706 | Path-based data migration from source device to target device | May 12, 2019 | Issued |
Array
(
[id] => 16423674
[patent_doc_number] => 20200348872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => HOST RESCAN FOR LOGICAL VOLUME MIGRATION
[patent_app_type] => utility
[patent_app_number] => 16/398774
[patent_app_country] => US
[patent_app_date] => 2019-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9121
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16398774
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/398774 | Host rescan for logical volume migration | Apr 29, 2019 | Issued |
Array
(
[id] => 15919621
[patent_doc_number] => 10657050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Tile based interleaving and de-interleaving for digital signal processing
[patent_app_type] => utility
[patent_app_number] => 16/381268
[patent_app_country] => US
[patent_app_date] => 2019-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11083
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16381268
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/381268 | Tile based interleaving and de-interleaving for digital signal processing | Apr 10, 2019 | Issued |
Array
(
[id] => 17437602
[patent_doc_number] => 11262934
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Deletion of stored data
[patent_app_type] => utility
[patent_app_number] => 16/286698
[patent_app_country] => US
[patent_app_date] => 2019-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7087
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16286698
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/286698 | Deletion of stored data | Feb 26, 2019 | Issued |
Array
(
[id] => 16520702
[patent_doc_number] => 10871917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-22
[patent_title] => Prescriptive analytics based operation-rate sizing stack for cloud storage
[patent_app_type] => utility
[patent_app_number] => 16/285539
[patent_app_country] => US
[patent_app_date] => 2019-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8333
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 337
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16285539
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/285539 | Prescriptive analytics based operation-rate sizing stack for cloud storage | Feb 25, 2019 | Issued |
Array
(
[id] => 16698524
[patent_doc_number] => 10949121
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Memory system
[patent_app_type] => utility
[patent_app_number] => 16/282816
[patent_app_country] => US
[patent_app_date] => 2019-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 9664
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16282816
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/282816 | Memory system | Feb 21, 2019 | Issued |
Array
(
[id] => 16255422
[patent_doc_number] => 20200264796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => DATA COPY AMOUNT REDUCTION IN DATA REPLICATION
[patent_app_type] => utility
[patent_app_number] => 16/278457
[patent_app_country] => US
[patent_app_date] => 2019-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9547
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16278457
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/278457 | Data copy amount reduction in data replication | Feb 17, 2019 | Issued |
Array
(
[id] => 14628759
[patent_doc_number] => 20190227747
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => Processing System, Related Integrated Circuit, Device and Method
[patent_app_type] => utility
[patent_app_number] => 16/249524
[patent_app_country] => US
[patent_app_date] => 2019-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12996
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16249524
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/249524 | Processing system, related integrated circuit, device and method | Jan 15, 2019 | Issued |
Array
(
[id] => 15854897
[patent_doc_number] => 10642734
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-05-05
[patent_title] => Non-power of two memory configuration
[patent_app_type] => utility
[patent_app_number] => 16/208139
[patent_app_country] => US
[patent_app_date] => 2018-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5526
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16208139
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/208139 | Non-power of two memory configuration | Dec 2, 2018 | Issued |