Array
(
[id] => 10507665
[patent_doc_number] => 09235540
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-01-12
[patent_title] => 'Flexible high speed forward error correction (FEC) physical medium attachment (PMA) and physical coding sublayer (PCS) connection system'
[patent_app_type] => utility
[patent_app_number] => 13/781839
[patent_app_country] => US
[patent_app_date] => 2013-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7207
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13781839
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/781839 | Flexible high speed forward error correction (FEC) physical medium attachment (PMA) and physical coding sublayer (PCS) connection system | Feb 28, 2013 | Issued |
Array
(
[id] => 10034470
[patent_doc_number] => 09075789
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-07
[patent_title] => 'Methods and apparatus for interleaving priorities of a plurality of virtual processors'
[patent_app_type] => utility
[patent_app_number] => 13/710891
[patent_app_country] => US
[patent_app_date] => 2012-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3789
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13710891
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/710891 | Methods and apparatus for interleaving priorities of a plurality of virtual processors | Dec 10, 2012 | Issued |