Natalia Harkaway
Examiner (ID: 8787)
Most Active Art Unit | 1201 |
Art Unit(s) | 1201 |
Total Applications | 161 |
Issued Applications | 154 |
Pending Applications | 0 |
Abandoned Applications | 7 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18821315
[patent_doc_number] => 20230395656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => ESD PROTECTION DEVICE WITH ISOLATION STRUCTURE LAYOUT THAT MINIMIZES HARMONIC DISTORTION
[patent_app_type] => utility
[patent_app_number] => 18/234992
[patent_app_country] => US
[patent_app_date] => 2023-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6416
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18234992
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/234992 | ESD PROTECTION DEVICE WITH ISOLATION STRUCTURE LAYOUT THAT MINIMIZES HARMONIC DISTORTION | Aug 16, 2023 | Pending |
Array
(
[id] => 18833926
[patent_doc_number] => 20230402453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-14
[patent_title] => HETEROJUNCTION BIPOLAR TRANSISTOR WITH BURIED TRAP RICH ISOLATION REGION
[patent_app_type] => utility
[patent_app_number] => 18/231510
[patent_app_country] => US
[patent_app_date] => 2023-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5747
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18231510
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/231510 | HETEROJUNCTION BIPOLAR TRANSISTOR WITH BURIED TRAP RICH ISOLATION REGION | Aug 7, 2023 | Pending |
Array
(
[id] => 18812928
[patent_doc_number] => 20230387265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => Nanowire Stack GAA Device with Inner Spacer and Methods for Producing the Same
[patent_app_type] => utility
[patent_app_number] => 18/366297
[patent_app_country] => US
[patent_app_date] => 2023-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7329
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18366297
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/366297 | Nanowire Stack GAA Device with Inner Spacer and Methods for Producing the Same | Aug 6, 2023 | Pending |
Array
(
[id] => 18849059
[patent_doc_number] => 20230411463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => METAL FIELD PLATES AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/363148
[patent_app_country] => US
[patent_app_date] => 2023-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6697
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18363148
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/363148 | METAL FIELD PLATES AND METHODS OF MAKING THE SAME | Jul 31, 2023 | Pending |
Array
(
[id] => 18906016
[patent_doc_number] => 20240021501
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => CONTACT PLUGS FOR SEMICONDUCTOR DEVICE AND METHOD OF FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 18/356031
[patent_app_country] => US
[patent_app_date] => 2023-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14316
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18356031
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/356031 | CONTACT PLUGS FOR SEMICONDUCTOR DEVICE AND METHOD OF FORMING SAME | Jul 19, 2023 | Pending |
Array
(
[id] => 19294524
[patent_doc_number] => 12033887
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-09
[patent_title] => Assembly of display with color conversion layer and isolation walls
[patent_app_type] => utility
[patent_app_number] => 18/349032
[patent_app_country] => US
[patent_app_date] => 2023-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 23
[patent_no_of_words] => 4695
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18349032
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/349032 | Assembly of display with color conversion layer and isolation walls | Jul 6, 2023 | Issued |
Array
(
[id] => 18712915
[patent_doc_number] => 20230335548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/339239
[patent_app_country] => US
[patent_app_date] => 2023-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 36070
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18339239
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/339239 | Semiconductor device | Jun 21, 2023 | Issued |
Array
(
[id] => 18661273
[patent_doc_number] => 20230307286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => Method for Producing a Layer of Solid Material
[patent_app_type] => utility
[patent_app_number] => 18/202698
[patent_app_country] => US
[patent_app_date] => 2023-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5555
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18202698
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/202698 | Method for Producing a Layer of Solid Material | May 25, 2023 | Pending |
Array
(
[id] => 19168404
[patent_doc_number] => 11984316
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-14
[patent_title] => Porogen bonded gap filling material in semiconductor manufacturing
[patent_app_type] => utility
[patent_app_number] => 18/321077
[patent_app_country] => US
[patent_app_date] => 2023-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 4800
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18321077
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/321077 | Porogen bonded gap filling material in semiconductor manufacturing | May 21, 2023 | Issued |
Array
(
[id] => 18557002
[patent_doc_number] => 20230255021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/137169
[patent_app_country] => US
[patent_app_date] => 2023-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12498
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18137169
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/137169 | Semiconductor memory devices | Apr 19, 2023 | Issued |
Array
(
[id] => 18555196
[patent_doc_number] => 20230253213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => LEAD FRAME FOR IMPROVING ADHESIVE FILLETS ON SEMICONDUCTOR DIE CORNERS
[patent_app_type] => utility
[patent_app_number] => 18/303471
[patent_app_country] => US
[patent_app_date] => 2023-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6192
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18303471
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/303471 | LEAD FRAME FOR IMPROVING ADHESIVE FILLETS ON SEMICONDUCTOR DIE CORNERS | Apr 18, 2023 | Pending |
Array
(
[id] => 19460111
[patent_doc_number] => 12100617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Method of manufacturing semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 18/134036
[patent_app_country] => US
[patent_app_date] => 2023-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 30
[patent_no_of_words] => 5661
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18134036
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/134036 | METHOD OF MANUFACTURING SEMICONDUCTOR MEMORY DEVICE | Apr 12, 2023 | Pending |
Array
(
[id] => 18557013
[patent_doc_number] => 20230255032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/296385
[patent_app_country] => US
[patent_app_date] => 2023-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12265
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18296385
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/296385 | MEMORY DEVICES | Apr 5, 2023 | Pending |
Array
(
[id] => 18500541
[patent_doc_number] => 20230223335
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-13
[patent_title] => EXTENDED VIA SEMICONDUCTOR STRUCTURE, DEVICE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/180079
[patent_app_country] => US
[patent_app_date] => 2023-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10940
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18180079
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/180079 | EXTENDED VIA SEMICONDUCTOR STRUCTURE, DEVICE AND METHOD | Mar 6, 2023 | Pending |
Array
(
[id] => 18394911
[patent_doc_number] => 20230163132
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => SEMICONDUCTOR DEVICES INCLUDING SEMICONDUCTOR PATTERN
[patent_app_type] => utility
[patent_app_number] => 18/098174
[patent_app_country] => US
[patent_app_date] => 2023-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18098174
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/098174 | SEMICONDUCTOR DEVICES INCLUDING SEMICONDUCTOR PATTERN | Jan 17, 2023 | Pending |
Array
(
[id] => 18394903
[patent_doc_number] => 20230163124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => MONOLITHIC MULTI-I REGION DIODE SWITCHES
[patent_app_type] => utility
[patent_app_number] => 18/151824
[patent_app_country] => US
[patent_app_date] => 2023-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14914
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18151824
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/151824 | MONOLITHIC MULTI-I REGION DIODE SWITCHES | Jan 8, 2023 | Pending |
Array
(
[id] => 18473034
[patent_doc_number] => 20230207322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => HETEROGENEOUS ANNEALING METHOD AND DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/147180
[patent_app_country] => US
[patent_app_date] => 2022-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4254
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18147180
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/147180 | HETEROGENEOUS ANNEALING METHOD AND DEVICE | Dec 27, 2022 | Pending |
Array
(
[id] => 18424130
[patent_doc_number] => 20230178594
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => SELF-ALIGNED GATE EDGE AND LOCAL INTERCONNECT
[patent_app_type] => utility
[patent_app_number] => 18/068826
[patent_app_country] => US
[patent_app_date] => 2022-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8458
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 1
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18068826
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/068826 | SELF-ALIGNED GATE EDGE AND LOCAL INTERCONNECT | Dec 19, 2022 | Pending |
Array
(
[id] => 18269049
[patent_doc_number] => 20230090291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => METHOD FOR FABRICATING A DEVICE COMPRISING A PNP BIPOLAR TRANSISTOR AND NPN BIPOLAR TRANSISTOR FOR RADIOFREQUENCY APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 17/992602
[patent_app_country] => US
[patent_app_date] => 2022-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3558
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17992602
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/992602 | Device comprising a PNP bipolar transistor and NPN bipolar transistor for radiofrequency applications | Nov 21, 2022 | Issued |
Array
(
[id] => 18768490
[patent_doc_number] => 11818914
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 17/981601
[patent_app_country] => US
[patent_app_date] => 2022-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 4170
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17981601
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/981601 | Display device | Nov 6, 2022 | Issued |