Hanna Louise Pasqualini
Examiner (ID: 8867)
Most Active Art Unit | 4178 |
Art Unit(s) | 4178 |
Total Applications | 11 |
Issued Applications | 0 |
Pending Applications | 11 |
Abandoned Applications | 0 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18811059
[patent_doc_number] => 20230385395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => STORAGE DEVICE WITH CONCURRENT INTIALIZATION AND FINGERPRINT RECOGNITION
[patent_app_type] => utility
[patent_app_number] => 18/365021
[patent_app_country] => US
[patent_app_date] => 2023-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11371
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18365021
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/365021 | STORAGE DEVICE WITH CONCURRENT INTIALIZATION AND FINGERPRINT RECOGNITION | Aug 2, 2023 | Pending |
Array
(
[id] => 18812213
[patent_doc_number] => 20230386550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => APPARATUSES AND METHODS FOR OPERATIONS IN A SELF-REFRESH STATE
[patent_app_type] => utility
[patent_app_number] => 18/202659
[patent_app_country] => US
[patent_app_date] => 2023-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16855
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18202659
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/202659 | APPARATUSES AND METHODS FOR OPERATIONS IN A SELF-REFRESH STATE | May 25, 2023 | Pending |
Array
(
[id] => 18651399
[patent_doc_number] => 20230297235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-21
[patent_title] => SRAM-BASED CELL FOR IN-MEMORY COMPUTING AND HYBRID COMPUTATIONS/STORAGE MEMORY ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 18/321615
[patent_app_country] => US
[patent_app_date] => 2023-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5350
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18321615
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/321615 | SRAM-BASED CELL FOR IN-MEMORY COMPUTING AND HYBRID COMPUTATIONS/STORAGE MEMORY ARCHITECTURE | May 21, 2023 | Pending |
Array
(
[id] => 18569119
[patent_doc_number] => 20230259455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => DATA STORAGE DEVICE, OPERATION METHOD THEREOF, AND STORAGE SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/307005
[patent_app_country] => US
[patent_app_date] => 2023-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6391
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18307005
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/307005 | Data storage device, operation method thereof, and storage system including the same | Apr 25, 2023 | Issued |
Array
(
[id] => 18499142
[patent_doc_number] => 20230221883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-13
[patent_title] => PROCESSING-IN-MEMORY (PIM) SYSTEM AND OPERATING METHODS OF THE PIM SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/118634
[patent_app_country] => US
[patent_app_date] => 2023-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 34793
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18118634
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/118634 | PROCESSING-IN-MEMORY (PIM) SYSTEM AND OPERATING METHODS OF THE PIM SYSTEM | Mar 6, 2023 | |
Array
(
[id] => 19313032
[patent_doc_number] => 12038844
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-16
[patent_title] => Solid state drive cache eviction policy by an unsupervised reinforcement learning scheme
[patent_app_type] => utility
[patent_app_number] => 18/104180
[patent_app_country] => US
[patent_app_date] => 2023-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4168
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18104180
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/104180 | Solid state drive cache eviction policy by an unsupervised reinforcement learning scheme | Jan 30, 2023 | Issued |
Array
(
[id] => 18280859
[patent_doc_number] => 20230096331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => COMPRESSED CACHE USING DYNAMICALLY STACKED ROARING BITMAPS
[patent_app_type] => utility
[patent_app_number] => 18/071291
[patent_app_country] => US
[patent_app_date] => 2022-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7538
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18071291
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/071291 | Compressed cache using dynamically stacked roaring bitmaps | Nov 28, 2022 | Issued |
Array
(
[id] => 18949946
[patent_doc_number] => 11893242
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-02-06
[patent_title] => Multi-chip module (MCM) with multi-port unified memory
[patent_app_type] => utility
[patent_app_number] => 17/994123
[patent_app_country] => US
[patent_app_date] => 2022-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 3821
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17994123
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/994123 | Multi-chip module (MCM) with multi-port unified memory | Nov 24, 2022 | Issued |
Array
(
[id] => 18350401
[patent_doc_number] => 20230138512
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => High Performance, High Capacity Memory Modules and Systems
[patent_app_type] => utility
[patent_app_number] => 17/989838
[patent_app_country] => US
[patent_app_date] => 2022-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8523
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17989838
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/989838 | High performance, high capacity memory modules and systems | Nov 17, 2022 | Issued |
Array
(
[id] => 18393264
[patent_doc_number] => 20230161484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => DYNAMIC MANAGEMENT OF A MEMORY FIREWALL
[patent_app_type] => utility
[patent_app_number] => 17/989389
[patent_app_country] => US
[patent_app_date] => 2022-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3906
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17989389
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/989389 | DYNAMIC MANAGEMENT OF A MEMORY FIREWALL | Nov 16, 2022 | Pending |
Array
(
[id] => 18139486
[patent_doc_number] => 20230013322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => SOLID STATE DRIVE MANAGEMENT METHOD AND SOLID STATE DRIVE
[patent_app_type] => utility
[patent_app_number] => 17/933857
[patent_app_country] => US
[patent_app_date] => 2022-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17933857
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/933857 | SOLID STATE DRIVE MANAGEMENT METHOD AND SOLID STATE DRIVE | Sep 20, 2022 | Pending |
Array
(
[id] => 18407455
[patent_doc_number] => 20230168807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-01
[patent_title] => METHOD AND APPARATUS FOR RETURNING MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/943901
[patent_app_country] => US
[patent_app_date] => 2022-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6469
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17943901
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/943901 | METHOD AND APPARATUS FOR RETURNING MEMORY | Sep 12, 2022 | Pending |
Array
(
[id] => 18270864
[patent_doc_number] => 20230092106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => SYSTEM AND METHOD FOR LOGICAL DELETION OF STORED DATA OBJECTS
[patent_app_type] => utility
[patent_app_number] => 17/929650
[patent_app_country] => US
[patent_app_date] => 2022-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22624
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17929650
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/929650 | System and method for logical deletion of stored data objects | Sep 1, 2022 | Issued |
Array
(
[id] => 19355942
[patent_doc_number] => 12056388
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Adjustable function-in-memory computation system
[patent_app_type] => utility
[patent_app_number] => 17/898207
[patent_app_country] => US
[patent_app_date] => 2022-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7527
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17898207
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/898207 | Adjustable function-in-memory computation system | Aug 28, 2022 | Issued |
Array
(
[id] => 18989615
[patent_doc_number] => 20240061584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => CAPABILITY MESSAGING FOR MEMORY OPERATIONS ACROSS BANKS WITH MULTIPLE PAGE ACCESS
[patent_app_type] => utility
[patent_app_number] => 17/892539
[patent_app_country] => US
[patent_app_date] => 2022-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19235
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17892539
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/892539 | CAPABILITY MESSAGING FOR MEMORY OPERATIONS ACROSS BANKS WITH MULTIPLE PAGE ACCESS | Aug 21, 2022 | Pending |
Array
(
[id] => 18925240
[patent_doc_number] => 20240028244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => METHODS OF OPERATING MEMORY SYSTEMS WITH INPUT/OUTPUT EXPANDERS FOR MULTI-CHANNEL STATUS READS, AND ASSOCIATED SYSTEMS AND DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/873046
[patent_app_country] => US
[patent_app_date] => 2022-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10258
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17873046
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/873046 | METHODS OF OPERATING MEMORY SYSTEMS WITH INPUT/OUTPUT EXPANDERS FOR MULTI-CHANNEL STATUS READS, AND ASSOCIATED SYSTEMS AND DEVICES | Jul 24, 2022 | Pending |
Array
(
[id] => 18949659
[patent_doc_number] => 11892952
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-06
[patent_title] => No-locality hint vector memory access processors, methods, systems, and instructions
[patent_app_type] => utility
[patent_app_number] => 17/867673
[patent_app_country] => US
[patent_app_date] => 2022-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 28
[patent_no_of_words] => 25212
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17867673
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/867673 | No-locality hint vector memory access processors, methods, systems, and instructions | Jul 17, 2022 | Issued |
Array
(
[id] => 18663202
[patent_doc_number] => 20230309227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => COMPRESSION ATTACHED MEMORY MODULE (CAMM) FOR LOW-POWER DOUBLE DATA RAGE (LPDDR) MEMORIES
[patent_app_type] => utility
[patent_app_number] => 17/861856
[patent_app_country] => US
[patent_app_date] => 2022-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11447
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17861856
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/861856 | COMPRESSION ATTACHED MEMORY MODULE (CAMM) FOR LOW-POWER DOUBLE DATA RAGE (LPDDR) MEMORIES | Jul 10, 2022 | Pending |
Array
(
[id] => 17962026
[patent_doc_number] => 20220342607
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => Controller for Quality Of Service Based Arbitrations
[patent_app_type] => utility
[patent_app_number] => 17/860203
[patent_app_country] => US
[patent_app_date] => 2022-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10866
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17860203
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/860203 | Controller for quality of service based arbitrations | Jul 7, 2022 | Issued |
Array
(
[id] => 17962027
[patent_doc_number] => 20220342608
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => Controller for Quality Of Service Based Arbitrations
[patent_app_type] => utility
[patent_app_number] => 17/860318
[patent_app_country] => US
[patent_app_date] => 2022-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10865
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17860318
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/860318 | Controller for quality of service based arbitrations | Jul 7, 2022 | Issued |