
Charles E Cooley
Examiner (ID: 8904, Phone: (571)272-1139 , Office: P/1774 )
| Most Active Art Unit | 1774 |
| Art Unit(s) | 1754, 1774, 1723, 1797, 2402, 3405 |
| Total Applications | 4053 |
| Issued Applications | 3126 |
| Pending Applications | 316 |
| Abandoned Applications | 650 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19517863
[patent_doc_number] => 20240349549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => TRANSPARENT DISPLAY DEVICE AND METHOD OF MANUFACTURING A TRANSPARENT DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/755721
[patent_app_country] => US
[patent_app_date] => 2024-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18755721
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/755721 | TRANSPARENT DISPLAY DEVICE AND METHOD OF MANUFACTURING A TRANSPARENT DISPLAY DEVICE | Jun 26, 2024 | Pending |
Array
(
[id] => 20217683
[patent_doc_number] => 12414352
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Two-dimensional vertical fins
[patent_app_type] => utility
[patent_app_number] => 18/485842
[patent_app_country] => US
[patent_app_date] => 2023-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 1121
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18485842
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/485842 | Two-dimensional vertical fins | Oct 11, 2023 | Issued |
Array
(
[id] => 19163051
[patent_doc_number] => 20240155758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => ELECTRONIC DEVICE AND PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/981338
[patent_app_country] => US
[patent_app_date] => 2022-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7463
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17981338
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/981338 | ELECTRONIC DEVICE AND PACKAGE STRUCTURE | Nov 3, 2022 | Pending |
Array
(
[id] => 18458778
[patent_doc_number] => 20230200060
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/896934
[patent_app_country] => US
[patent_app_date] => 2022-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8653
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17896934
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/896934 | SEMICONDUCTOR DEVICE | Aug 25, 2022 | Pending |
Array
(
[id] => 20361788
[patent_doc_number] => 12477806
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-18
[patent_title] => Semiconductor device having buried gate structure
[patent_app_type] => utility
[patent_app_number] => 17/861282
[patent_app_country] => US
[patent_app_date] => 2022-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 3792
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17861282
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/861282 | Semiconductor device having buried gate structure | Jul 10, 2022 | Issued |
Array
(
[id] => 18068385
[patent_doc_number] => 20220399473
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-15
[patent_title] => METHOD OF MANUFACTURING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/777136
[patent_app_country] => US
[patent_app_date] => 2020-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25126
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17777136
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/777136 | METHOD OF MANUFACTURING DISPLAY DEVICE | May 26, 2020 | Pending |
Array
(
[id] => 16119775
[patent_doc_number] => 20200211910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => MULTILAYER MOS DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/722406
[patent_app_country] => US
[patent_app_date] => 2019-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5262
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16722406
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/722406 | MULTILAYER MOS DEVICE AND METHOD FOR MANUFACTURING THE SAME | Dec 19, 2019 | Abandoned |
Array
(
[id] => 11732907
[patent_doc_number] => 20170194350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'LOW-NOISE MOS TRANSISTORS AND CORRESPONDING CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 15/137540
[patent_app_country] => US
[patent_app_date] => 2016-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1714
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15137540
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/137540 | LOW-NOISE MOS TRANSISTORS AND CORRESPONDING CIRCUIT | Apr 24, 2016 | Abandoned |
Array
(
[id] => 11024865
[patent_doc_number] => 20160221820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-04
[patent_title] => 'SEMICONDUCTOR PACKAGE USING A POLYMER SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 15/009012
[patent_app_country] => US
[patent_app_date] => 2016-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4513
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15009012
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/009012 | SEMICONDUCTOR PACKAGE USING A POLYMER SUBSTRATE | Jan 27, 2016 | Abandoned |
Array
(
[id] => 13695563
[patent_doc_number] => 20170358736
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-14
[patent_title] => METHOD FOR MANUFACTURING A HALL SENSOR
[patent_app_type] => utility
[patent_app_number] => 15/546994
[patent_app_country] => US
[patent_app_date] => 2016-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2771
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15546994
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/546994 | METHOD FOR MANUFACTURING A HALL SENSOR | Jan 12, 2016 | Abandoned |
Array
(
[id] => 9770546
[patent_doc_number] => 20140294208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-02
[patent_title] => 'LIGHT-BASED DETECTION FOR ACOUSTIC APPLICATIONS'
[patent_app_type] => utility
[patent_app_number] => 14/225339
[patent_app_country] => US
[patent_app_date] => 2014-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 14326
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14225339
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/225339 | LIGHT-BASED DETECTION FOR ACOUSTIC APPLICATIONS | Mar 24, 2014 | Abandoned |
Array
(
[id] => 9269227
[patent_doc_number] => 20140024144
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-23
[patent_title] => 'INTEGRATED CIRCUIT DIE AND METHOD OF MAKING'
[patent_app_type] => utility
[patent_app_number] => 14/039055
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3794
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14039055
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/039055 | INTEGRATED CIRCUIT DIE AND METHOD OF MAKING | Sep 26, 2013 | Abandoned |
Array
(
[id] => 9104713
[patent_doc_number] => 20130277844
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-24
[patent_title] => 'THROUGH VIA PROCESS'
[patent_app_type] => utility
[patent_app_number] => 13/921032
[patent_app_country] => US
[patent_app_date] => 2013-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2071
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13921032
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/921032 | THROUGH VIA PROCESS | Jun 17, 2013 | Abandoned |
Array
(
[id] => 9728737
[patent_doc_number] => 20140264444
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'STRESS-ENHANCING SELECTIVE EPITAXIAL DEPOSITION OF EMBEDDED SOURCE AND DRAIN REGIONS'
[patent_app_type] => utility
[patent_app_number] => 13/798467
[patent_app_country] => US
[patent_app_date] => 2013-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4388
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13798467
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/798467 | STRESS-ENHANCING SELECTIVE EPITAXIAL DEPOSITION OF EMBEDDED SOURCE AND DRAIN REGIONS | Mar 12, 2013 | |
Array
(
[id] => 8838813
[patent_doc_number] => 20130134441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-30
[patent_title] => 'GAN-BASED LEDS ON SILICON SUBSTRATES WITH MONOLITHICALLY INTEGRATED ZENER DIODES'
[patent_app_type] => utility
[patent_app_number] => 13/752284
[patent_app_country] => US
[patent_app_date] => 2013-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6737
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13752284
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/752284 | GAN-BASED LEDS ON SILICON SUBSTRATES WITH MONOLITHICALLY INTEGRATED ZENER DIODES | Jan 27, 2013 | Abandoned |
Array
(
[id] => 8888506
[patent_doc_number] => 20130161690
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-27
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/721379
[patent_app_country] => US
[patent_app_date] => 2012-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4681
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13721379
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/721379 | SEMICONDUCTOR DEVICE | Dec 19, 2012 | Abandoned |
Array
(
[id] => 8888581
[patent_doc_number] => 20130161765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-27
[patent_title] => 'MIS TYPE SEMICONDUCTOR DEVICE AND PRODUCTION METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 13/722967
[patent_app_country] => US
[patent_app_date] => 2012-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9877
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13722967
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/722967 | MIS TYPE SEMICONDUCTOR DEVICE AND PRODUCTION METHOD THEREFOR | Dec 19, 2012 | Abandoned |
Array
(
[id] => 9557819
[patent_doc_number] => 20140175531
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-26
[patent_title] => 'NON-VOLATILE MEMORY STRUCTURE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/723159
[patent_app_country] => US
[patent_app_date] => 2012-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3226
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13723159
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/723159 | NON-VOLATILE MEMORY STRUCTURE AND MANUFACTURING METHOD THEREOF | Dec 19, 2012 | Abandoned |
Array
(
[id] => 8499666
[patent_doc_number] => 20120299074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/477334
[patent_app_country] => US
[patent_app_date] => 2012-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7901
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13477334
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/477334 | SEMICONDUCTOR DEVICE | May 21, 2012 | Abandoned |
Array
(
[id] => 8368139
[patent_doc_number] => 20120217532
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-30
[patent_title] => 'RESIN COMPOSITION FOR OPTICAL SEMICONDUCTOR ELEMENT HOUSING PACKAGE, AND OPTICAL SEMICONDUCTOR LIGHT-EMITTING DEVICE OBTAINED USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/403422
[patent_app_country] => US
[patent_app_date] => 2012-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4676
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13403422
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/403422 | RESIN COMPOSITION FOR OPTICAL SEMICONDUCTOR ELEMENT HOUSING PACKAGE, AND OPTICAL SEMICONDUCTOR LIGHT-EMITTING DEVICE OBTAINED USING THE SAME | Feb 22, 2012 | Abandoned |