Michael Safavi
Examiner (ID: 9302, Phone: (571)272-7046 , Office: P/3631 )
Most Active Art Unit | 3504 |
Art Unit(s) | 3504, 3631, 3642, 3635, 2899, 3673, 3621, 3637 |
Total Applications | 3234 |
Issued Applications | 2233 |
Pending Applications | 154 |
Abandoned Applications | 846 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18284961
[patent_doc_number] => 20230100433
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => BUFFER LAYER IN MEMORY CELL TO PREVENT METAL REDEPOSITION
[patent_app_type] => utility
[patent_app_number] => 18/076726
[patent_app_country] => US
[patent_app_date] => 2022-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10740
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18076726
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/076726 | BUFFER LAYER IN MEMORY CELL TO PREVENT METAL REDEPOSITION | Dec 6, 2022 | Pending |
Array
(
[id] => 18320272
[patent_doc_number] => 20230118400
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/977164
[patent_app_country] => US
[patent_app_date] => 2022-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17977164
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/977164 | Semiconductor package and manufacturing method thereof | Oct 30, 2022 | Issued |
Array
(
[id] => 18162936
[patent_doc_number] => 20230029529
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => DEVICES INCLUDING A PASSIVE MATERIAL BETWEEN MEMORY CELLS AND CONDUCTIVE ACCESS LINES, AND RELATED ELECTRONIC DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/937094
[patent_app_country] => US
[patent_app_date] => 2022-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7982
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17937094
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/937094 | DEVICES INCLUDING A PASSIVE MATERIAL BETWEEN MEMORY CELLS AND CONDUCTIVE ACCESS LINES, AND RELATED ELECTRONIC DEVICES | Sep 29, 2022 | Pending |
Array
(
[id] => 18146453
[patent_doc_number] => 20230020310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => Impedance Controlled Electrical Interconnection Employing Meta-Materials
[patent_app_type] => utility
[patent_app_number] => 17/952838
[patent_app_country] => US
[patent_app_date] => 2022-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6495
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17952838
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/952838 | Impedance controlled electrical interconnection employing meta-materials | Sep 25, 2022 | Issued |
Array
(
[id] => 19000959
[patent_doc_number] => 11917837
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-27
[patent_title] => Method of forming the semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/897221
[patent_app_country] => US
[patent_app_date] => 2022-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 18
[patent_no_of_words] => 6474
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17897221
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/897221 | Method of forming the semiconductor device | Aug 28, 2022 | Issued |
Array
(
[id] => 19110235
[patent_doc_number] => 11963369
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-16
[patent_title] => Memory array with asymmetric bit-line architecture
[patent_app_type] => utility
[patent_app_number] => 17/874448
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 33
[patent_no_of_words] => 11474
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17874448
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/874448 | Memory array with asymmetric bit-line architecture | Jul 26, 2022 | Issued |
Array
(
[id] => 19183782
[patent_doc_number] => 11990382
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => Fine pitch BVA using reconstituted wafer with area array accessible for testing
[patent_app_type] => utility
[patent_app_number] => 17/865994
[patent_app_country] => US
[patent_app_date] => 2022-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 24
[patent_no_of_words] => 8664
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17865994
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/865994 | Fine pitch BVA using reconstituted wafer with area array accessible for testing | Jul 14, 2022 | Issued |
Array
(
[id] => 17993717
[patent_doc_number] => 20220359754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => METHOD OF FABRICATING A MULTI-GATE DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/812997
[patent_app_country] => US
[patent_app_date] => 2022-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11120
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17812997
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/812997 | Method of fabricating a multi-gate device | Jul 14, 2022 | Issued |
Array
(
[id] => 19081127
[patent_doc_number] => 11950523
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-02
[patent_title] => Memory device, memory integrated circuit and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/857156
[patent_app_country] => US
[patent_app_date] => 2022-07-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 8114
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17857156
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/857156 | Memory device, memory integrated circuit and manufacturing method thereof | Jul 3, 2022 | Issued |
Array
(
[id] => 19138006
[patent_doc_number] => 11972981
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-30
[patent_title] => FinFET channel on oxide structures and related methods
[patent_app_type] => utility
[patent_app_number] => 17/807645
[patent_app_country] => US
[patent_app_date] => 2022-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 27
[patent_no_of_words] => 10870
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17807645
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/807645 | FinFET channel on oxide structures and related methods | Jun 16, 2022 | Issued |
Array
(
[id] => 19079621
[patent_doc_number] => 11949002
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-02
[patent_title] => Semiconductor device and method
[patent_app_type] => utility
[patent_app_number] => 17/838649
[patent_app_country] => US
[patent_app_date] => 2022-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 31
[patent_no_of_words] => 8718
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17838649
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/838649 | Semiconductor device and method | Jun 12, 2022 | Issued |
Array
(
[id] => 19199184
[patent_doc_number] => 11996433
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-28
[patent_title] => Pad structure for front side illuminated image sensor
[patent_app_type] => utility
[patent_app_number] => 17/729258
[patent_app_country] => US
[patent_app_date] => 2022-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 6613
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17729258
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/729258 | Pad structure for front side illuminated image sensor | Apr 25, 2022 | Issued |
Array
(
[id] => 17738364
[patent_doc_number] => 20220223826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => DISPLAY PANEL AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/711045
[patent_app_country] => US
[patent_app_date] => 2022-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4225
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17711045
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/711045 | Display panel and manufacturing method thereof | Mar 31, 2022 | Issued |
Array
(
[id] => 17723482
[patent_doc_number] => 20220216204
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => Field Effect Transistor Contact with Reduced Contact Resistance
[patent_app_type] => utility
[patent_app_number] => 17/705537
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11618
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17705537
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/705537 | Field effect transistor contact with reduced contact resistance | Mar 27, 2022 | Issued |
Array
(
[id] => 17723383
[patent_doc_number] => 20220216105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => METHODS FOR DEPOSITING A MOLYBDENUM METAL FILM OVER A DIELECTRIC SURFACE OF A SUBSTRATE BY A CYCLICAL DEPOSITION PROCESS AND RELATED SEMICONDUCTOR DEVICE STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 17/700635
[patent_app_country] => US
[patent_app_date] => 2022-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12225
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17700635
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/700635 | Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures | Mar 21, 2022 | Issued |
Array
(
[id] => 17871115
[patent_doc_number] => 20220293852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/689604
[patent_app_country] => US
[patent_app_date] => 2022-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4642
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17689604
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/689604 | SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SEMICONDUCTOR DEVICE | Mar 7, 2022 | Pending |
Array
(
[id] => 17855573
[patent_doc_number] => 20220285616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => MEMRISTOR DEVICES EMBEDDED IN DIELECTRICS
[patent_app_type] => utility
[patent_app_number] => 17/687968
[patent_app_country] => US
[patent_app_date] => 2022-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4478
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17687968
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/687968 | MEMRISTOR DEVICES EMBEDDED IN DIELECTRICS | Mar 6, 2022 | Pending |
Array
(
[id] => 19341165
[patent_doc_number] => 12051359
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Repair techniques for micro-LED devices and arrays
[patent_app_type] => utility
[patent_app_number] => 17/683318
[patent_app_country] => US
[patent_app_date] => 2022-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 30
[patent_no_of_words] => 5902
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17683318
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/683318 | Repair techniques for micro-LED devices and arrays | Feb 27, 2022 | Issued |
Array
(
[id] => 17615609
[patent_doc_number] => 20220157889
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => Resistive Switching Random Access Memory with Asymmetric Source and Drain
[patent_app_type] => utility
[patent_app_number] => 17/589278
[patent_app_country] => US
[patent_app_date] => 2022-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7401
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17589278
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/589278 | Resistive switching random access memory with asymmetric source and drain | Jan 30, 2022 | Issued |
Array
(
[id] => 17615622
[patent_doc_number] => 20220157902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => ORGANIC LIGHT EMITTING DIODE PANELS AND DISPLAY DEVICES INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/587295
[patent_app_country] => US
[patent_app_date] => 2022-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12716
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17587295
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/587295 | Organic light emitting diode panels and display devices including the same | Jan 27, 2022 | Issued |