Alain L Bashore
Examiner (ID: 8907)
Most Active Art Unit | 1762 |
Art Unit(s) | 1762, 3624, 1792 |
Total Applications | 396 |
Issued Applications | 224 |
Pending Applications | 40 |
Abandoned Applications | 128 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18416945
[patent_doc_number] => 11671496
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-06
[patent_title] => Load balacing for distibuted computing
[patent_app_type] => utility
[patent_app_number] => 17/704751
[patent_app_country] => US
[patent_app_date] => 2022-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 13209
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17704751
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/704751 | Load balacing for distibuted computing | Mar 24, 2022 | Issued |
Array
(
[id] => 17751539
[patent_doc_number] => 20220229744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-21
[patent_title] => Recovering From System Faults For Replicated Datasets
[patent_app_type] => utility
[patent_app_number] => 17/703080
[patent_app_country] => US
[patent_app_date] => 2022-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 61925
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17703080
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/703080 | Recovering from system faults for replicated datasets | Mar 23, 2022 | Issued |
Array
(
[id] => 17753870
[patent_doc_number] => 20220232075
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-21
[patent_title] => DISTRIBUTED PROTOCOL ENDPOINT SERVICES FOR DATA STORAGE SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/702449
[patent_app_country] => US
[patent_app_date] => 2022-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 39733
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17702449
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/702449 | DISTRIBUTED PROTOCOL ENDPOINT SERVICES FOR DATA STORAGE SYSTEMS | Mar 22, 2022 | Pending |
Array
(
[id] => 18454105
[patent_doc_number] => 20230195385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => USING DUPLICATE DATA FOR IMPROVING ERROR CORRECTION CAPABILITY
[patent_app_type] => utility
[patent_app_number] => 17/691467
[patent_app_country] => US
[patent_app_date] => 2022-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12115
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17691467
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/691467 | Using duplicate data for improving error correction capability | Mar 9, 2022 | Issued |
Array
(
[id] => 18965809
[patent_doc_number] => 11899573
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Memory system
[patent_app_type] => utility
[patent_app_number] => 17/684576
[patent_app_country] => US
[patent_app_date] => 2022-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 6860
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17684576
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/684576 | Memory system | Mar 1, 2022 | Issued |
Array
(
[id] => 19061679
[patent_doc_number] => 11940912
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-26
[patent_title] => Managing power loss recovery using a dirty section write policy for an address mapping table in a memory sub-system
[patent_app_type] => utility
[patent_app_number] => 17/683980
[patent_app_country] => US
[patent_app_date] => 2022-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8819
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17683980
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/683980 | Managing power loss recovery using a dirty section write policy for an address mapping table in a memory sub-system | Feb 28, 2022 | Issued |
Array
(
[id] => 17643965
[patent_doc_number] => 20220171703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => METADATA AWARE COPYBACK FOR MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/676595
[patent_app_country] => US
[patent_app_date] => 2022-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19201
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17676595
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/676595 | Metadata aware copyback for memory devices | Feb 20, 2022 | Issued |
Array
(
[id] => 18553767
[patent_doc_number] => 20230251779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => OPPORTUNISTIC BACKGROUND DATA INTEGRITY SCANS
[patent_app_type] => utility
[patent_app_number] => 17/666087
[patent_app_country] => US
[patent_app_date] => 2022-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5776
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17666087
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/666087 | OPPORTUNISTIC BACKGROUND DATA INTEGRITY SCANS | Feb 6, 2022 | Pending |
Array
(
[id] => 18079401
[patent_doc_number] => 20220405013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => ASYNCHRONOUS INTERRUPT EVENT HANDLING IN MULTI-PLANE MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/589080
[patent_app_country] => US
[patent_app_date] => 2022-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10314
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17589080
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/589080 | Asynchronous interrupt event handling in multi-plane memory devices | Jan 30, 2022 | Issued |
Array
(
[id] => 18912079
[patent_doc_number] => 11875058
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-16
[patent_title] => Data storage device and non-volatile memory control method
[patent_app_type] => utility
[patent_app_number] => 17/648679
[patent_app_country] => US
[patent_app_date] => 2022-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4389
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17648679
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/648679 | Data storage device and non-volatile memory control method | Jan 23, 2022 | Issued |
Array
(
[id] => 18316509
[patent_doc_number] => 11630590
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-04-18
[patent_title] => Method and apparatus for performing access control of memory device with aid of aggressor bit information
[patent_app_type] => utility
[patent_app_number] => 17/572635
[patent_app_country] => US
[patent_app_date] => 2022-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 14410
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 362
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17572635
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/572635 | Method and apparatus for performing access control of memory device with aid of aggressor bit information | Jan 10, 2022 | Issued |
Array
(
[id] => 18499126
[patent_doc_number] => 20230221867
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-13
[patent_title] => COMPUTATIONAL ACCELERATION FOR DISTRIBUTED CACHE
[patent_app_type] => utility
[patent_app_number] => 17/571922
[patent_app_country] => US
[patent_app_date] => 2022-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17571922
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/571922 | Computational acceleration for distributed cache | Jan 9, 2022 | Issued |
Array
(
[id] => 18454060
[patent_doc_number] => 20230195340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => SIMPLIFIED RAID IMPLEMENTATION FOR BYTE-ADDRESSABLE MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/558260
[patent_app_country] => US
[patent_app_date] => 2021-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10607
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17558260
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/558260 | Simplified raid implementation for byte-addressable memory | Dec 20, 2021 | Issued |
Array
(
[id] => 19122643
[patent_doc_number] => 11966632
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-23
[patent_title] => Reading sequential data using mapping information stored at a host device
[patent_app_type] => utility
[patent_app_number] => 17/556066
[patent_app_country] => US
[patent_app_date] => 2021-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 21037
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17556066
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/556066 | Reading sequential data using mapping information stored at a host device | Dec 19, 2021 | Issued |
Array
(
[id] => 17535496
[patent_doc_number] => 20220114105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => COHERENT ACCELERATOR FABRIC CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 17/555789
[patent_app_country] => US
[patent_app_date] => 2021-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19496
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17555789
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/555789 | Bias-based coherency in an interconnect fabric | Dec 19, 2021 | Issued |
Array
(
[id] => 18873406
[patent_doc_number] => 11861216
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Data recovery using barrier commands
[patent_app_type] => utility
[patent_app_number] => 17/645184
[patent_app_country] => US
[patent_app_date] => 2021-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 20058
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17645184
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/645184 | Data recovery using barrier commands | Dec 19, 2021 | Issued |
Array
(
[id] => 18087197
[patent_doc_number] => 11537329
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-12-27
[patent_title] => Emulation test system for flash translation layer and method thereof
[patent_app_type] => utility
[patent_app_number] => 17/555130
[patent_app_country] => US
[patent_app_date] => 2021-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7759
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17555130
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/555130 | Emulation test system for flash translation layer and method thereof | Dec 16, 2021 | Issued |
Array
(
[id] => 18856007
[patent_doc_number] => 11853590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Read threshold estimation system using calculations based on polynomial regression
[patent_app_type] => utility
[patent_app_number] => 17/541039
[patent_app_country] => US
[patent_app_date] => 2021-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 15838
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17541039
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/541039 | Read threshold estimation system using calculations based on polynomial regression | Dec 1, 2021 | Issued |
Array
(
[id] => 18407487
[patent_doc_number] => 20230168840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-01
[patent_title] => HYBRID SOLID-STATE DRIVE
[patent_app_type] => utility
[patent_app_number] => 17/538871
[patent_app_country] => US
[patent_app_date] => 2021-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17538871
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/538871 | Hybrid solid-state drive | Nov 29, 2021 | Issued |
Array
(
[id] => 18826518
[patent_doc_number] => 11841794
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-12
[patent_title] => Memory sub-system write sequence track
[patent_app_type] => utility
[patent_app_number] => 17/536928
[patent_app_country] => US
[patent_app_date] => 2021-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9581
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17536928
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/536928 | Memory sub-system write sequence track | Nov 28, 2021 | Issued |