Alain L Bashore
Examiner (ID: 8907)
Most Active Art Unit | 1762 |
Art Unit(s) | 1762, 3624, 1792 |
Total Applications | 396 |
Issued Applications | 224 |
Pending Applications | 40 |
Abandoned Applications | 128 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17715137
[patent_doc_number] => 11379128
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-05
[patent_title] => Application-based storage device configuration settings
[patent_app_type] => utility
[patent_app_number] => 16/915397
[patent_app_country] => US
[patent_app_date] => 2020-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 12109
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16915397
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/915397 | Application-based storage device configuration settings | Jun 28, 2020 | Issued |
Array
(
[id] => 16363062
[patent_doc_number] => 20200319813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-08
[patent_title] => Predictive Data Orchestration in Multi-Tier Memory Systems
[patent_app_type] => utility
[patent_app_number] => 16/905834
[patent_app_country] => US
[patent_app_date] => 2020-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12923
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16905834
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/905834 | Predictive data orchestration in multi-tier memory systems | Jun 17, 2020 | Issued |
Array
(
[id] => 17999620
[patent_doc_number] => 11500727
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-15
[patent_title] => ZNS parity swapping to DRAM
[patent_app_type] => utility
[patent_app_number] => 16/884569
[patent_app_country] => US
[patent_app_date] => 2020-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11911
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16884569
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/884569 | ZNS parity swapping to DRAM | May 26, 2020 | Issued |
Array
(
[id] => 17969912
[patent_doc_number] => 11487443
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-01
[patent_title] => Systems and methods for use in segregating data blocks to distributed storage
[patent_app_type] => utility
[patent_app_number] => 16/882007
[patent_app_country] => US
[patent_app_date] => 2020-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 9957
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16882007
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/882007 | Systems and methods for use in segregating data blocks to distributed storage | May 21, 2020 | Issued |
Array
(
[id] => 17589612
[patent_doc_number] => 11327885
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-10
[patent_title] => Controller managing namespace and memory system having the controller
[patent_app_type] => utility
[patent_app_number] => 16/879293
[patent_app_country] => US
[patent_app_date] => 2020-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 5365
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16879293
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/879293 | Controller managing namespace and memory system having the controller | May 19, 2020 | Issued |
Array
(
[id] => 19129196
[patent_doc_number] => 20240134549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => METHOD AND SYSTEM FOR DATA UPLOADING, AND COMPUTER-READABLE STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/769511
[patent_app_country] => US
[patent_app_date] => 2020-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17769511
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/769511 | METHOD AND SYSTEM FOR DATA UPLOADING, AND COMPUTER-READABLE STORAGE MEDIUM | May 13, 2020 | Pending |
Array
(
[id] => 16424793
[patent_doc_number] => 20200349991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => MEMORY CONTROL COMPONENT WITH INTER-RANK SKEW TOLERANCE
[patent_app_type] => utility
[patent_app_number] => 16/853612
[patent_app_country] => US
[patent_app_date] => 2020-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26522
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16853612
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/853612 | MEMORY CONTROL COMPONENT WITH INTER-RANK SKEW TOLERANCE | Apr 19, 2020 | Pending |
Array
(
[id] => 17636700
[patent_doc_number] => 11347424
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-05-31
[patent_title] => Offset segmentation for improved inline data deduplication
[patent_app_type] => utility
[patent_app_number] => 16/839140
[patent_app_country] => US
[patent_app_date] => 2020-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9381
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16839140
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/839140 | Offset segmentation for improved inline data deduplication | Apr 2, 2020 | Issued |
Array
(
[id] => 17143856
[patent_doc_number] => 20210311869
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => METADATA AWARE COPYBACK FOR MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/837384
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19174
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16837384
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/837384 | Metadata aware copyback for memory devices | Mar 31, 2020 | Issued |
Array
(
[id] => 17032546
[patent_doc_number] => 11094363
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Reduced peak self-refresh current in a memory device
[patent_app_type] => utility
[patent_app_number] => 16/825759
[patent_app_country] => US
[patent_app_date] => 2020-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3457
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16825759
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/825759 | Reduced peak self-refresh current in a memory device | Mar 19, 2020 | Issued |
Array
(
[id] => 16160833
[patent_doc_number] => 20200218649
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => PERFORMANCE CONFIGURABLE NONVOLATILE MEMORY SET
[patent_app_type] => utility
[patent_app_number] => 16/821842
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10927
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16821842
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/821842 | Configurable NVM set to tradeoff between performance and user space | Mar 16, 2020 | Issued |
Array
(
[id] => 17682360
[patent_doc_number] => 11366612
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-21
[patent_title] => Memory including a plurality of nonvolatile memory dies each including a plurality of physical blocks
[patent_app_type] => utility
[patent_app_number] => 16/815594
[patent_app_country] => US
[patent_app_date] => 2020-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 25
[patent_no_of_words] => 16863
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16815594
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/815594 | Memory including a plurality of nonvolatile memory dies each including a plurality of physical blocks | Mar 10, 2020 | Issued |
Array
(
[id] => 17636882
[patent_doc_number] => 11347606
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Responding to a change in membership among storage systems synchronously replicating a dataset
[patent_app_type] => utility
[patent_app_number] => 16/815317
[patent_app_country] => US
[patent_app_date] => 2020-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 24117
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16815317
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/815317 | Responding to a change in membership among storage systems synchronously replicating a dataset | Mar 10, 2020 | Issued |
Array
(
[id] => 17409030
[patent_doc_number] => 11249915
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Content based cache failover
[patent_app_type] => utility
[patent_app_number] => 16/810881
[patent_app_country] => US
[patent_app_date] => 2020-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4831
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16810881
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/810881 | Content based cache failover | Mar 5, 2020 | Issued |
Array
(
[id] => 16095593
[patent_doc_number] => 20200201783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => STORAGE SYSTEM AND METHOD FOR PERFORMING AND AUTHENTICATING WRITE-PROTECTION THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/803054
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11030
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 377
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16803054
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/803054 | Storage system and method for performing and authenticating write-protection thereof | Feb 26, 2020 | Issued |
Array
(
[id] => 17545173
[patent_doc_number] => 11310317
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-04-19
[patent_title] => Efficient load balancing
[patent_app_type] => utility
[patent_app_number] => 16/799551
[patent_app_country] => US
[patent_app_date] => 2020-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 13208
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16799551
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/799551 | Efficient load balancing | Feb 23, 2020 | Issued |
Array
(
[id] => 15997597
[patent_doc_number] => 20200174669
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => MANAGEMENT METHOD AND APPARATUS FOR MULTI-SYSTEM SHARED MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/784613
[patent_app_country] => US
[patent_app_date] => 2020-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6906
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16784613
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/784613 | Method for managing a multi-system shared memory, electronic device and non-volatile computer-readable storage medium | Feb 6, 2020 | Issued |
Array
(
[id] => 16255612
[patent_doc_number] => 20200264986
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => METHODS AND APPARATUSES FOR MANAGING PAGE CACHE IN VIRTUALIZATION SERVICE
[patent_app_type] => utility
[patent_app_number] => 16/774575
[patent_app_country] => US
[patent_app_date] => 2020-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7313
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16774575
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/774575 | Methods and apparatuses for managing page cache in virtualization service | Jan 27, 2020 | Issued |
Array
(
[id] => 16844583
[patent_doc_number] => 11016668
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-25
[patent_title] => Hypervisor deduplication page comparison speedup
[patent_app_type] => utility
[patent_app_number] => 16/773346
[patent_app_country] => US
[patent_app_date] => 2020-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6960
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16773346
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/773346 | Hypervisor deduplication page comparison speedup | Jan 26, 2020 | Issued |
Array
(
[id] => 15966959
[patent_doc_number] => 20200167231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => STORAGE DEVICE FOR PROCESSING CORRUPTED METADATA AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/744561
[patent_app_country] => US
[patent_app_date] => 2020-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11974
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16744561
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/744561 | Storage device for processing corrupted metadata and method of operating the same | Jan 15, 2020 | Issued |