Bradley Etherton

Array ( [id] => 5559983 [patent_doc_number] => 20090271560 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-29 [patent_title] => 'Dynamic Fix-Up of Global Variables During System BIOS Execution' [patent_app_type] => utility [patent_app_number] => 12/108956 [patent_app_country] => US [patent_app_date] => 2008-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2228 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0271/20090271560.pdf [firstpage_image] =>[orig_patent_app_number] => 12108956 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4862127 [patent_doc_number] => 20080270744 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-30 [patent_title] => 'BUFFER MEMORY SHARING APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/108840 [patent_app_country] => US [patent_app_date] => 2008-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 16559 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0270/20080270744.pdf [firstpage_image] =>[orig_patent_app_number] => 12108840 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8401327 [patent_doc_number] => 08271724 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-09-18 [patent_title] => 'Controlling write request access to a non-volatile log' [patent_app_type] => utility [patent_app_number] => 12/077366 [patent_app_country] => US [patent_app_date] => 2008-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4799 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12077366 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5540816 [patent_doc_number] => 20090222621 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-03 [patent_title] => 'MANAGING THE ALLOCATION OF TASK CONTROL BLOCKS' [patent_app_type] => utility [patent_app_number] => 12/039911 [patent_app_country] => US [patent_app_date] => 2008-02-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5166 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0222/20090222621.pdf [firstpage_image] =>[orig_patent_app_number] => 12039911 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5381372 [patent_doc_number] => 20090193211 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-30 [patent_title] => 'SOFTWARE AUTHENTICATION FOR COMPUTER SYSTEMS' [patent_app_type] => utility [patent_app_number] => 12/039964 [patent_app_country] => US [patent_app_date] => 2008-02-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6159 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20090193211.pdf [firstpage_image] =>[orig_patent_app_number] => 12039964 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4825741 [patent_doc_number] => 20080228990 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-18 [patent_title] => 'STORAGE APPARATUS HAVING UNUSED PHYSICAL AREA AUTONOMOUS MANAGEMENT FUNCTION' [patent_app_type] => utility [patent_app_number] => 12/039777 [patent_app_country] => US [patent_app_date] => 2008-02-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5585 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20080228990.pdf [firstpage_image] =>[orig_patent_app_number] => 12039777 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4646896 [patent_doc_number] => 08024509 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-20 [patent_title] => 'Method of managing a multi-bit-cell flash memory' [patent_app_type] => utility [patent_app_number] => 11/923688 [patent_app_country] => US [patent_app_date] => 2007-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 10615 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/024/08024509.pdf [firstpage_image] =>[orig_patent_app_number] => 11923688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8109255 [patent_doc_number] => 08156283 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-10 [patent_title] => 'Processing function connected to processor memory hierarchy' [patent_app_type] => utility [patent_app_number] => 11/862335 [patent_app_country] => US [patent_app_date] => 2007-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5011 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/156/08156283.pdf [firstpage_image] =>[orig_patent_app_number] => 11862335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4844622 [patent_doc_number] => 20080181030 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-31 [patent_title] => 'MEMORY SYSTEM, MEMORY DEVICE AND COMMAND PROTOCOL' [patent_app_type] => utility [patent_app_number] => 11/862412 [patent_app_country] => US [patent_app_date] => 2007-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7819 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20080181030.pdf [firstpage_image] =>[orig_patent_app_number] => 11862412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8235457 [patent_doc_number] => 08200917 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-12 [patent_title] => 'Multi-media processor cache with cache line locking and unlocking' [patent_app_type] => utility [patent_app_number] => 11/862063 [patent_app_country] => US [patent_app_date] => 2007-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 10562 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/200/08200917.pdf [firstpage_image] =>[orig_patent_app_number] => 11862063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9314863 [patent_doc_number] => 08656098 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-02-18 [patent_title] => 'System and method for activating a raid disk' [patent_app_type] => utility [patent_app_number] => 11/830175 [patent_app_country] => US [patent_app_date] => 2007-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3656 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11830175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4948253 [patent_doc_number] => 20080304379 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-11 [patent_title] => 'Writing and Reading of Data in Probe-Based Data Storage Devices' [patent_app_type] => utility [patent_app_number] => 11/778553 [patent_app_country] => US [patent_app_date] => 2007-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7931 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0304/20080304379.pdf [firstpage_image] =>[orig_patent_app_number] => 11778553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4798843 [patent_doc_number] => 20080010429 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-10 [patent_title] => 'PIPELINED SEMICONDUCTOR MEMORIES AND SYSTEMS' [patent_app_type] => utility [patent_app_number] => 11/771689 [patent_app_country] => US [patent_app_date] => 2007-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2058 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 19 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20080010429.pdf [firstpage_image] =>[orig_patent_app_number] => 11771689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4950584 [patent_doc_number] => 20080306710 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-11 [patent_title] => 'Method for improving accuracy of a time estimate from a memory device' [patent_app_type] => utility [patent_app_number] => 11/811284 [patent_app_country] => US [patent_app_date] => 2007-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8654 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0306/20080306710.pdf [firstpage_image] =>[orig_patent_app_number] => 11811284 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9444149 [patent_doc_number] => 08713283 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-04-29 [patent_title] => 'Method of interfacing a host operating through a logical address space with a direct file storage medium' [patent_app_type] => utility [patent_app_number] => 11/760469 [patent_app_country] => US [patent_app_date] => 2007-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 17720 [patent_no_of_claims] => 65 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11760469 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8741110 [patent_doc_number] => 08412896 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-04-02 [patent_title] => 'Method and system for transparent restore of junction file types' [patent_app_type] => utility [patent_app_number] => 11/759304 [patent_app_country] => US [patent_app_date] => 2007-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 11469 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11759304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4951064 [patent_doc_number] => 20080307190 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-11 [patent_title] => 'System and Method for Improved Virtual Real Memory' [patent_app_type] => utility [patent_app_number] => 11/759685 [patent_app_country] => US [patent_app_date] => 2007-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4380 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0307/20080307190.pdf [firstpage_image] =>[orig_patent_app_number] => 11759685 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4978970 [patent_doc_number] => 20070220205 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-20 [patent_title] => 'NAS WITH WORM FUNCTION' [patent_app_type] => utility [patent_app_number] => 11/751781 [patent_app_country] => US [patent_app_date] => 2007-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7368 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20070220205.pdf [firstpage_image] =>[orig_patent_app_number] => 11751781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4862101 [patent_doc_number] => 20080270728 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-30 [patent_title] => 'BURST STRUCTURE ALLOCATION FOR PARALLEL CACHE PRE-LOADING' [patent_app_type] => utility [patent_app_number] => 11/740259 [patent_app_country] => US [patent_app_date] => 2007-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2576 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0270/20080270728.pdf [firstpage_image] =>[orig_patent_app_number] => 11740259 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8010749 [patent_doc_number] => 08086792 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-27 [patent_title] => 'Demoting tracks from cache' [patent_app_type] => utility [patent_app_number] => 11/736760 [patent_app_country] => US [patent_app_date] => 2007-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3630 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/086/08086792.pdf [firstpage_image] =>[orig_patent_app_number] => 11736760 [rel_patent_id] =>[rel_patent_doc_number] =>)