Christopher E Dunay
Examiner (ID: 1458, Phone: (571)270-1222 , Office: P/2875 )
Most Active Art Unit | 2875 |
Art Unit(s) | 2875 |
Total Applications | 722 |
Issued Applications | 487 |
Pending Applications | 67 |
Abandoned Applications | 168 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 14509913
[patent_doc_number] => 20190198611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => Buried Trench Isolation in Integrated Circuits
[patent_app_type] => utility
[patent_app_number] => 16/226389
[patent_app_country] => US
[patent_app_date] => 2018-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4819
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16226389
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/226389 | Buried Trench Isolation in Integrated Circuits | Dec 18, 2018 | Abandoned |
Array
(
[id] => 14275117
[patent_doc_number] => 20190134843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-09
[patent_title] => CURVE CUTTING WITH A CIRCULAR SAW BLADE
[patent_app_type] => utility
[patent_app_number] => 16/219923
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7841
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16219923
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/219923 | Curve cutting with a circular saw blade | Dec 12, 2018 | Issued |
Array
(
[id] => 14050191
[patent_doc_number] => 20190081203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-14
[patent_title] => METHOD OF PRODUCING III NITRIDE SEMICONDUCTOR LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/188293
[patent_app_country] => US
[patent_app_date] => 2018-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16188293
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/188293 | Method of producing III nitride semiconductor light-emitting device | Nov 12, 2018 | Issued |
Array
(
[id] => 16920779
[patent_doc_number] => 20210193871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => REDUCTION IN LEAKAGE CURRENT AND INCREASE IN EFFICIENCY OF III-NITRIDE LEDS BY SIDEWALL PASSIVATION USING ATOMIC LAYER DEPOSITION
[patent_app_type] => utility
[patent_app_number] => 16/757920
[patent_app_country] => US
[patent_app_date] => 2018-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2838
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16757920
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/757920 | REDUCTION IN LEAKAGE CURRENT AND INCREASE IN EFFICIENCY OF III-NITRIDE LEDS BY SIDEWALL PASSIVATION USING ATOMIC LAYER DEPOSITION | Oct 30, 2018 | Abandoned |
Array
(
[id] => 14205315
[patent_doc_number] => 10269781
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-04-23
[patent_title] => Elastomeric layer fabrication for light emitting diodes
[patent_app_type] => utility
[patent_app_number] => 16/164629
[patent_app_country] => US
[patent_app_date] => 2018-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6547
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16164629
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/164629 | Elastomeric layer fabrication for light emitting diodes | Oct 17, 2018 | Issued |
Array
(
[id] => 16379482
[patent_doc_number] => 20200328325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => LIGHT EMITTING DEVICE AND ILLUMINATION DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/755741
[patent_app_country] => US
[patent_app_date] => 2018-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5101
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16755741
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/755741 | LIGHT EMITTING DEVICE AND ILLUMINATION DEVICE | Oct 16, 2018 | Abandoned |
Array
(
[id] => 15015673
[patent_doc_number] => 10453998
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Vertical topology light emitting device
[patent_app_type] => utility
[patent_app_number] => 16/162030
[patent_app_country] => US
[patent_app_date] => 2018-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 29
[patent_no_of_words] => 6463
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16162030
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/162030 | Vertical topology light emitting device | Oct 15, 2018 | Issued |
Array
(
[id] => 16132483
[patent_doc_number] => 10700009
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Ruthenium metal feature fill for interconnects
[patent_app_type] => utility
[patent_app_number] => 16/147928
[patent_app_country] => US
[patent_app_date] => 2018-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3111
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16147928
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/147928 | Ruthenium metal feature fill for interconnects | Sep 30, 2018 | Issued |
Array
(
[id] => 16746675
[patent_doc_number] => 10971680
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Multi terminal device stack formation methods
[patent_app_type] => utility
[patent_app_number] => 16/148308
[patent_app_country] => US
[patent_app_date] => 2018-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 10104
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16148308
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/148308 | Multi terminal device stack formation methods | Sep 30, 2018 | Issued |
Array
(
[id] => 15000167
[patent_doc_number] => 20190319041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-17
[patent_title] => MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/148416
[patent_app_country] => US
[patent_app_date] => 2018-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8906
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16148416
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/148416 | Manufacturing method of semiconductor device | Sep 30, 2018 | Issued |
Array
(
[id] => 14191055
[patent_doc_number] => 20190115233
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => METHOD AND SYSTEM FOR MASS ARRANGEMENT OF MICRO-COMPONENT DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/147546
[patent_app_country] => US
[patent_app_date] => 2018-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9759
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16147546
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/147546 | Method and system for mass arrangement of micro-component devices | Sep 27, 2018 | Issued |
Array
(
[id] => 16593793
[patent_doc_number] => 10903070
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Asymmetric wafer bow compensation by chemical vapor deposition
[patent_app_type] => utility
[patent_app_number] => 16/147061
[patent_app_country] => US
[patent_app_date] => 2018-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 10277
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16147061
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/147061 | Asymmetric wafer bow compensation by chemical vapor deposition | Sep 27, 2018 | Issued |
Array
(
[id] => 15687915
[patent_doc_number] => 20200098621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => MICROELECTRONIC ASSEMBLIES HAVING MAGNETIC CORE INDUCTORS
[patent_app_type] => utility
[patent_app_number] => 16/140398
[patent_app_country] => US
[patent_app_date] => 2018-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17486
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16140398
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/140398 | Microelectronic assemblies having magnetic core inductors | Sep 23, 2018 | Issued |
Array
(
[id] => 13847993
[patent_doc_number] => 20190027481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-24
[patent_title] => METHOD AND SYSTEM FOR FORMING MEMORY FIN PATTERNS
[patent_app_type] => utility
[patent_app_number] => 16/137111
[patent_app_country] => US
[patent_app_date] => 2018-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16137111
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/137111 | METHOD AND SYSTEM FOR FORMING MEMORY FIN PATTERNS | Sep 19, 2018 | Abandoned |
Array
(
[id] => 14109975
[patent_doc_number] => 20190096663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-28
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE, NON-TRANSITORY COMPUTER-READABLE RECORDING MEDIUM, AND SUBSTRATE PROCESSING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/135572
[patent_app_country] => US
[patent_app_date] => 2018-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16199
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16135572
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/135572 | Method for manufacturing semiconductor device, non-transitory computer-readable recording medium, and substrate processing apparatus | Sep 18, 2018 | Issued |
Array
(
[id] => 16609495
[patent_doc_number] => 10910511
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Manufacturing method of III-V compound crystal and manufacturing method of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/135679
[patent_app_country] => US
[patent_app_date] => 2018-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 36
[patent_no_of_words] => 14739
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16135679
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/135679 | Manufacturing method of III-V compound crystal and manufacturing method of semiconductor device | Sep 18, 2018 | Issued |
Array
(
[id] => 13832879
[patent_doc_number] => 20190019924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-17
[patent_title] => WAVELENGTH CONVERTERS, INCLUDING POLARIZATION-ENHANCED CARRIER CAPTURE CONVERTERS, FOR SOLID STATE LIGHTING DEVICES, AND ASSOCIATED SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 16/134813
[patent_app_country] => US
[patent_app_date] => 2018-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4127
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16134813
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/134813 | Wavelength converters, including polarization-enhanced carrier capture converters, for solid state lighting devices, and associated systems and methods | Sep 17, 2018 | Issued |
Array
(
[id] => 16201938
[patent_doc_number] => 10727117
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Method for manufacturing semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 16/130690
[patent_app_country] => US
[patent_app_date] => 2018-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 6320
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16130690
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/130690 | Method for manufacturing semiconductor structure | Sep 12, 2018 | Issued |
Array
(
[id] => 15760165
[patent_doc_number] => 10622210
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-14
[patent_title] => Method of producing an element of a microelectronic device
[patent_app_type] => utility
[patent_app_number] => 16/130178
[patent_app_country] => US
[patent_app_date] => 2018-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 4099
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16130178
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/130178 | Method of producing an element of a microelectronic device | Sep 12, 2018 | Issued |
Array
(
[id] => 15656899
[patent_doc_number] => 20200090980
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => METHOD FOR PREPARING SEMICONDUCTOR STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/130348
[patent_app_country] => US
[patent_app_date] => 2018-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4399
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16130348
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/130348 | METHOD FOR PREPARING SEMICONDUCTOR STRUCTURES | Sep 12, 2018 | Abandoned |