Christopher P Jones
Examiner (ID: 11168, Phone: (571)270-7383 , Office: P/1776 )
Most Active Art Unit | 1776 |
Art Unit(s) | 1797, 1776 |
Total Applications | 1675 |
Issued Applications | 1259 |
Pending Applications | 71 |
Abandoned Applications | 345 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 1497079
[patent_doc_number] => 06404032
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-11
[patent_title] => 'Semiconductor device'
[patent_app_type] => B1
[patent_app_number] => 09/820837
[patent_app_country] => US
[patent_app_date] => 2001-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 4155
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 375
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/404/06404032.pdf
[firstpage_image] =>[orig_patent_app_number] => 09820837
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/820837 | Semiconductor device | Mar 29, 2001 | Issued |
Array
(
[id] => 1523146
[patent_doc_number] => 06414783
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-07-02
[patent_title] => 'Method of transferring semiconductors'
[patent_app_type] => B2
[patent_app_number] => 09/812611
[patent_app_country] => US
[patent_app_date] => 2001-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 46
[patent_no_of_words] => 8750
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/414/06414783.pdf
[firstpage_image] =>[orig_patent_app_number] => 09812611
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/812611 | Method of transferring semiconductors | Mar 19, 2001 | Issued |
Array
(
[id] => 1291335
[patent_doc_number] => 06633072
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-14
[patent_title] => 'Fabrication method for semiconductor integrated circuit devices and semiconductor integrated circuit device'
[patent_app_type] => B2
[patent_app_number] => 09/811589
[patent_app_country] => US
[patent_app_date] => 2001-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 39
[patent_no_of_words] => 12945
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/633/06633072.pdf
[firstpage_image] =>[orig_patent_app_number] => 09811589
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/811589 | Fabrication method for semiconductor integrated circuit devices and semiconductor integrated circuit device | Mar 19, 2001 | Issued |
Array
(
[id] => 6572543
[patent_doc_number] => 20020014662
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-07
[patent_title] => 'Fabrication method for semiconductor integrated circuit devices and semiconductor integrated circuit device'
[patent_app_type] => new
[patent_app_number] => 09/810577
[patent_app_country] => US
[patent_app_date] => 2001-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 12722
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20020014662.pdf
[firstpage_image] =>[orig_patent_app_number] => 09810577
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/810577 | Fabrication method for semiconductor integrated circuit devices and semiconductor integrated circuit device | Mar 18, 2001 | Issued |
Array
(
[id] => 7090909
[patent_doc_number] => 20010032987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-10-25
[patent_title] => 'Image sensor, method of fabricating the same, and exposure apparatus, measuring device, alignment device, and aberration measuring device using the image sensor'
[patent_app_type] => new
[patent_app_number] => 09/810227
[patent_app_country] => US
[patent_app_date] => 2001-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 23531
[patent_no_of_claims] => 54
[patent_no_of_ind_claims] => 20
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20010032987.pdf
[firstpage_image] =>[orig_patent_app_number] => 09810227
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/810227 | Image sensor, method of fabricating the same, and exposure apparatus, measuring device, alignment device, and aberration measuring device using the image sensor | Mar 15, 2001 | Abandoned |
Array
(
[id] => 1440973
[patent_doc_number] => 06495868
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-17
[patent_title] => 'Relaxed InxGa1xAs buffers'
[patent_app_type] => B2
[patent_app_number] => 09/804890
[patent_app_country] => US
[patent_app_date] => 2001-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3543
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/495/06495868.pdf
[firstpage_image] =>[orig_patent_app_number] => 09804890
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/804890 | Relaxed InxGa1xAs buffers | Mar 12, 2001 | Issued |
Array
(
[id] => 6885906
[patent_doc_number] => 20010019175
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-09-06
[patent_title] => 'In-situ silicon nitride and silicon based oxide deposition with graded interface for damascene application'
[patent_app_type] => new
[patent_app_number] => 09/803232
[patent_app_country] => US
[patent_app_date] => 2001-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3761
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20010019175.pdf
[firstpage_image] =>[orig_patent_app_number] => 09803232
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/803232 | In-situ silicon nitride and silicon based oxide deposition with graded interface for damascene application | Mar 8, 2001 | Issued |
Array
(
[id] => 6060269
[patent_doc_number] => 20020030197
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-14
[patent_title] => 'Semiconductor light emitting device and method for manufacturing same'
[patent_app_type] => new
[patent_app_number] => 09/803457
[patent_app_country] => US
[patent_app_date] => 2001-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 14895
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20020030197.pdf
[firstpage_image] =>[orig_patent_app_number] => 09803457
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/803457 | Semiconductor light emitting device and method for manufacturing same | Mar 8, 2001 | Issued |
Array
(
[id] => 1281126
[patent_doc_number] => 06646292
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-11-11
[patent_title] => 'Semiconductor light emitting device and method'
[patent_app_type] => B2
[patent_app_number] => 09/803002
[patent_app_country] => US
[patent_app_date] => 2001-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3857
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/646/06646292.pdf
[firstpage_image] =>[orig_patent_app_number] => 09803002
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/803002 | Semiconductor light emitting device and method | Mar 8, 2001 | Issued |
Array
(
[id] => 1552818
[patent_doc_number] => 06399975
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-04
[patent_title] => 'Wide bit memory using post passivation interconnection scheme'
[patent_app_type] => B1
[patent_app_number] => 09/801327
[patent_app_country] => US
[patent_app_date] => 2001-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3102
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/399/06399975.pdf
[firstpage_image] =>[orig_patent_app_number] => 09801327
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/801327 | Wide bit memory using post passivation interconnection scheme | Mar 6, 2001 | Issued |
Array
(
[id] => 6285021
[patent_doc_number] => 20020053719
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-09
[patent_title] => 'Semiconductor device and process for the same'
[patent_app_type] => new
[patent_app_number] => 09/799577
[patent_app_country] => US
[patent_app_date] => 2001-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3085
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0053/20020053719.pdf
[firstpage_image] =>[orig_patent_app_number] => 09799577
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/799577 | Semiconductor device and process for the same | Mar 6, 2001 | Issued |
Array
(
[id] => 1518726
[patent_doc_number] => 06501095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-31
[patent_title] => 'Thin film transistor'
[patent_app_type] => B2
[patent_app_number] => 09/791827
[patent_app_country] => US
[patent_app_date] => 2001-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 6724
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/501/06501095.pdf
[firstpage_image] =>[orig_patent_app_number] => 09791827
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/791827 | Thin film transistor | Feb 25, 2001 | Issued |
Array
(
[id] => 6933378
[patent_doc_number] => 20010054722
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-12-27
[patent_title] => 'Charge-coupled device as well as a solid-state image pick-up device comprising a charge-coupled device'
[patent_app_type] => new
[patent_app_number] => 09/790597
[patent_app_country] => US
[patent_app_date] => 2001-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2290
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20010054722.pdf
[firstpage_image] =>[orig_patent_app_number] => 09790597
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/790597 | Charge-coupled device as well as a solid-state image pick-up device comprising a charge-coupled device | Feb 21, 2001 | Abandoned |
Array
(
[id] => 1360470
[patent_doc_number] => 06576976
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-06-10
[patent_title] => 'Semiconductor integrated circuit with an insulation structure having reduced permittivity'
[patent_app_type] => B2
[patent_app_number] => 09/791316
[patent_app_country] => US
[patent_app_date] => 2001-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 5235
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/576/06576976.pdf
[firstpage_image] =>[orig_patent_app_number] => 09791316
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/791316 | Semiconductor integrated circuit with an insulation structure having reduced permittivity | Feb 21, 2001 | Issued |
Array
(
[id] => 1502249
[patent_doc_number] => 06486502
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-26
[patent_title] => 'Nitride based transistors on semi-insulating silicon carbide substrates'
[patent_app_type] => B1
[patent_app_number] => 09/701951
[patent_app_country] => US
[patent_app_date] => 2001-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3912
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/486/06486502.pdf
[firstpage_image] =>[orig_patent_app_number] => 09701951
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/701951 | Nitride based transistors on semi-insulating silicon carbide substrates | Feb 15, 2001 | Issued |
Array
(
[id] => 1428071
[patent_doc_number] => 06504203
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-01-07
[patent_title] => 'Method of forming a metal-insulator-metal capacitor for dual damascene interconnect processing and the device so formed'
[patent_app_type] => B2
[patent_app_number] => 09/681197
[patent_app_country] => US
[patent_app_date] => 2001-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 2549
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/504/06504203.pdf
[firstpage_image] =>[orig_patent_app_number] => 09681197
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/681197 | Method of forming a metal-insulator-metal capacitor for dual damascene interconnect processing and the device so formed | Feb 15, 2001 | Issued |
Array
(
[id] => 6522020
[patent_doc_number] => 20020109158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-15
[patent_title] => 'Dynamic memory based on single electron storage'
[patent_app_type] => new
[patent_app_number] => 09/779547
[patent_app_country] => US
[patent_app_date] => 2001-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6366
[patent_no_of_claims] => 56
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0109/20020109158.pdf
[firstpage_image] =>[orig_patent_app_number] => 09779547
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/779547 | Dynamic memory based on single electron storage | Feb 8, 2001 | Issued |
Array
(
[id] => 1364631
[patent_doc_number] => 06573581
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-06-03
[patent_title] => 'Reduced dark current pin photo diodes using intentional doping'
[patent_app_type] => B1
[patent_app_number] => 09/762487
[patent_app_country] => US
[patent_app_date] => 2001-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3396
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/573/06573581.pdf
[firstpage_image] =>[orig_patent_app_number] => 09762487
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/762487 | Reduced dark current pin photo diodes using intentional doping | Feb 6, 2001 | Issued |
Array
(
[id] => 1496888
[patent_doc_number] => 06403988
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-06-11
[patent_title] => 'Semiconductor device with reverse conducting faculty'
[patent_app_type] => B2
[patent_app_number] => 09/776577
[patent_app_country] => US
[patent_app_date] => 2001-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 26
[patent_no_of_words] => 5958
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/403/06403988.pdf
[firstpage_image] =>[orig_patent_app_number] => 09776577
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/776577 | Semiconductor device with reverse conducting faculty | Feb 1, 2001 | Issued |
Array
(
[id] => 1441033
[patent_doc_number] => 06495901
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-17
[patent_title] => 'Multi-level fuse structure'
[patent_app_type] => B2
[patent_app_number] => 09/772377
[patent_app_country] => US
[patent_app_date] => 2001-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 2461
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/495/06495901.pdf
[firstpage_image] =>[orig_patent_app_number] => 09772377
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/772377 | Multi-level fuse structure | Jan 29, 2001 | Issued |