Method for forming semiconductor device that includes covering metal gate with multilayer dielectric | Patent Publication Number 20210327760
US 20210327760 A1Patent NumberUS 11164789 B1
Application Number16852191
Filled DateApr 17, 2020
Priority DateApr 17, 2020
Publication DateOct 21, 2021
Original AssigneeTaiwan Semiconductor Manufacturing Company
Current AssigneeTaiwan Semiconductor Manufacturing Company
Inventor/ApplicantsYu-Shih Wang
Tze-Liang LEE
Tze-Liang Lee
Tsai-Jung HO
Yu-Shih WANG
Tsai-Jung Ho
Tze-Liang LEE
Tze-Liang Lee
Tsai-Jung HO
Yu-Shih WANG
Tsai-Jung Ho
Empower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.