
A Michael Chambers
Examiner (ID: 17983)
| Most Active Art Unit | 3407 |
| Art Unit(s) | 3401, 2899, 3727, 2103, 3753, 3407 |
| Total Applications | 3455 |
| Issued Applications | 3109 |
| Pending Applications | 98 |
| Abandoned Applications | 248 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16700586
[patent_doc_number] => 10951206
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-16
[patent_title] => Off chip driving system and signal compensation method
[patent_app_type] => utility
[patent_app_number] => 16/986246
[patent_app_country] => US
[patent_app_date] => 2020-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 6061
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16986246
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/986246 | Off chip driving system and signal compensation method | Aug 4, 2020 | Issued |
Array
(
[id] => 16835799
[patent_doc_number] => 11012062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Bootstrap circuit and a sampling circuit using the same
[patent_app_type] => utility
[patent_app_number] => 16/933057
[patent_app_country] => US
[patent_app_date] => 2020-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6923
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16933057
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/933057 | Bootstrap circuit and a sampling circuit using the same | Jul 19, 2020 | Issued |
Array
(
[id] => 16746949
[patent_doc_number] => 10971958
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Method and apparatus for performing communication in wireless power transmission system
[patent_app_type] => utility
[patent_app_number] => 16/905069
[patent_app_country] => US
[patent_app_date] => 2020-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 20218
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16905069
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/905069 | Method and apparatus for performing communication in wireless power transmission system | Jun 17, 2020 | Issued |
Array
(
[id] => 16516667
[patent_doc_number] => 20200395925
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-17
[patent_title] => ELECTRONIC PERSISTENT SWITCH
[patent_app_type] => utility
[patent_app_number] => 16/901597
[patent_app_country] => US
[patent_app_date] => 2020-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3627
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16901597
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/901597 | Electronic persistent switch | Jun 14, 2020 | Issued |
Array
(
[id] => 16774598
[patent_doc_number] => 10985724
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-04-20
[patent_title] => Transformer-based wideband filter with ripple reduction
[patent_app_type] => utility
[patent_app_number] => 16/898054
[patent_app_country] => US
[patent_app_date] => 2020-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 12811
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16898054
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/898054 | Transformer-based wideband filter with ripple reduction | Jun 9, 2020 | Issued |
Array
(
[id] => 16774610
[patent_doc_number] => 10985736
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Device and method for power supply management
[patent_app_type] => utility
[patent_app_number] => 16/894640
[patent_app_country] => US
[patent_app_date] => 2020-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3596
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16894640
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/894640 | Device and method for power supply management | Jun 4, 2020 | Issued |
Array
(
[id] => 16684889
[patent_doc_number] => 10944385
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-09
[patent_title] => Delay circuit that accurately maintains input duty cycle
[patent_app_type] => utility
[patent_app_number] => 16/894534
[patent_app_country] => US
[patent_app_date] => 2020-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8673
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16894534
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/894534 | Delay circuit that accurately maintains input duty cycle | Jun 4, 2020 | Issued |
Array
(
[id] => 16767154
[patent_doc_number] => 10978946
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-04-13
[patent_title] => Charge pump circuit and power supplying method having dynamic voltage adjusting mechanism of the same
[patent_app_type] => utility
[patent_app_number] => 16/887119
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5670
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16887119
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/887119 | Charge pump circuit and power supplying method having dynamic voltage adjusting mechanism of the same | May 28, 2020 | Issued |
Array
(
[id] => 16273047
[patent_doc_number] => 20200274535
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => INPUT/OUTPUT CIRCUIT AND METHOD
[patent_app_type] => utility
[patent_app_number] => 16/874341
[patent_app_country] => US
[patent_app_date] => 2020-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8309
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16874341
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/874341 | Input/output circuit and method | May 13, 2020 | Issued |
Array
(
[id] => 16669119
[patent_doc_number] => 10938381
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-02
[patent_title] => Area efficient slew-rate controlled driver
[patent_app_type] => utility
[patent_app_number] => 16/858343
[patent_app_country] => US
[patent_app_date] => 2020-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 13721
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16858343
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/858343 | Area efficient slew-rate controlled driver | Apr 23, 2020 | Issued |
Array
(
[id] => 16496370
[patent_doc_number] => 10862427
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-12-08
[patent_title] => Advanced multi-gain calibration for direct modulation synthesizer
[patent_app_type] => utility
[patent_app_number] => 16/857804
[patent_app_country] => US
[patent_app_date] => 2020-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 6971
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 390
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16857804
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/857804 | Advanced multi-gain calibration for direct modulation synthesizer | Apr 23, 2020 | Issued |
Array
(
[id] => 16835796
[patent_doc_number] => 11012059
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Clock recovery based on digital signals
[patent_app_type] => utility
[patent_app_number] => 16/856584
[patent_app_country] => US
[patent_app_date] => 2020-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 17363
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16856584
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/856584 | Clock recovery based on digital signals | Apr 22, 2020 | Issued |
Array
(
[id] => 16403037
[patent_doc_number] => 20200343895
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => PLL DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/854928
[patent_app_country] => US
[patent_app_date] => 2020-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3457
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16854928
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/854928 | PLL device | Apr 21, 2020 | Issued |
Array
(
[id] => 16575328
[patent_doc_number] => 10897259
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-01-19
[patent_title] => Phase locked circuit, method of operating the same, and transceiver
[patent_app_type] => utility
[patent_app_number] => 16/853076
[patent_app_country] => US
[patent_app_date] => 2020-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12621
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16853076
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/853076 | Phase locked circuit, method of operating the same, and transceiver | Apr 19, 2020 | Issued |
Array
(
[id] => 16410785
[patent_doc_number] => 10819357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Phase detection circuit, and clock generation circuit and semiconductor apparatus including the phase detection circuit
[patent_app_type] => utility
[patent_app_number] => 16/850738
[patent_app_country] => US
[patent_app_date] => 2020-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 9396
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16850738
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/850738 | Phase detection circuit, and clock generation circuit and semiconductor apparatus including the phase detection circuit | Apr 15, 2020 | Issued |
Array
(
[id] => 16418572
[patent_doc_number] => 10826482
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-03
[patent_title] => Gate voltage control
[patent_app_type] => utility
[patent_app_number] => 16/851054
[patent_app_country] => US
[patent_app_date] => 2020-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4248
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16851054
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/851054 | Gate voltage control | Apr 15, 2020 | Issued |
Array
(
[id] => 16803912
[patent_doc_number] => 10998874
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-04
[patent_title] => Noise suppressor
[patent_app_type] => utility
[patent_app_number] => 16/842821
[patent_app_country] => US
[patent_app_date] => 2020-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 29
[patent_no_of_words] => 5860
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16842821
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/842821 | Noise suppressor | Apr 7, 2020 | Issued |
Array
(
[id] => 16410752
[patent_doc_number] => 10819323
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-10-27
[patent_title] => Method for debouncing an electrical input signal, and debouncing module
[patent_app_type] => utility
[patent_app_number] => 16/843739
[patent_app_country] => US
[patent_app_date] => 2020-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4409
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16843739
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/843739 | Method for debouncing an electrical input signal, and debouncing module | Apr 7, 2020 | Issued |
Array
(
[id] => 16286709
[patent_doc_number] => 20200280311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => DV/DT SELF-ADJUSTMENT GATE DRIVER ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 16/812871
[patent_app_country] => US
[patent_app_date] => 2020-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16666
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16812871
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/812871 | DV/DT self-adjustment gate driver architecture | Mar 8, 2020 | Issued |
Array
(
[id] => 16119549
[patent_doc_number] => 20200211797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => REMOTE CONTROLLED LIGHT SWITCH COVER
[patent_app_type] => utility
[patent_app_number] => 16/812936
[patent_app_country] => US
[patent_app_date] => 2020-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5886
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16812936
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/812936 | Remote controlled light switch cover | Mar 8, 2020 | Issued |