
Aaron J. Gray
Examiner (ID: 2376, Phone: (571)270-7629 , Office: P/2897 )
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2897 |
| Total Applications | 562 |
| Issued Applications | 413 |
| Pending Applications | 81 |
| Abandoned Applications | 93 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15564937
[patent_doc_number] => 20200066880
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR STRUCTURE WITH UNLEVELED GATE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/667218
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6759
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16667218
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/667218 | Method for manufacturing semiconductor structure with unleveled gate structure | Oct 28, 2019 | Issued |
Array
(
[id] => 15564861
[patent_doc_number] => 20200066842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => LDMOS TRANSISTOR AND METHOD OF FORMING THE LDMOS TRANSISTOR WITH IMPROVED RDS*CGD
[patent_app_type] => utility
[patent_app_number] => 16/666587
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16666587
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/666587 | LDMOS transistor and method of forming the LDMOS transistor with improved Rds*Cgd | Oct 28, 2019 | Issued |
Array
(
[id] => 17122259
[patent_doc_number] => 11133404
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-28
[patent_title] => FinFET device including a stem region of a fin element
[patent_app_type] => utility
[patent_app_number] => 16/665289
[patent_app_country] => US
[patent_app_date] => 2019-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 33
[patent_no_of_words] => 8860
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16665289
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/665289 | FinFET device including a stem region of a fin element | Oct 27, 2019 | Issued |
Array
(
[id] => 17200042
[patent_doc_number] => 20210340137
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => LIGHT OUT-COUPLING MATERIAL, MANUFACTURING METHOD THEREOF, AND ELECTROLUMINESCENT DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/625322
[patent_app_country] => US
[patent_app_date] => 2019-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3089
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16625322
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/625322 | LIGHT OUT-COUPLING MATERIAL, MANUFACTURING METHOD THEREOF, AND ELECTROLUMINESCENT DEVICE | Oct 11, 2019 | Abandoned |
Array
(
[id] => 16234113
[patent_doc_number] => 10741677
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-11
[patent_title] => Stacked silicon nanotubes
[patent_app_type] => utility
[patent_app_number] => 16/534088
[patent_app_country] => US
[patent_app_date] => 2019-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 29
[patent_no_of_words] => 8674
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16534088
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/534088 | Stacked silicon nanotubes | Aug 6, 2019 | Issued |
Array
(
[id] => 17516927
[patent_doc_number] => 11296088
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Semiconductor device including air gaps and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/521282
[patent_app_country] => US
[patent_app_date] => 2019-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 59
[patent_no_of_words] => 18059
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 336
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16521282
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/521282 | Semiconductor device including air gaps and method for fabricating the same | Jul 23, 2019 | Issued |
Array
(
[id] => 15093423
[patent_doc_number] => 20190341523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => LIGHT-EMITTING ELEMENT AND THE MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/514489
[patent_app_country] => US
[patent_app_date] => 2019-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16705
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16514489
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/514489 | Light-emitting element and the manufacturing method thereof | Jul 16, 2019 | Issued |
Array
(
[id] => 15046127
[patent_doc_number] => 20190334068
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => LIGHT EMITTING DEVICE AND METHOD OF MANUFACTURING THE LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/509876
[patent_app_country] => US
[patent_app_date] => 2019-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7646
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16509876
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/509876 | Light emitting device and method of manufacturing the light emitting device | Jul 11, 2019 | Issued |
Array
(
[id] => 14904475
[patent_doc_number] => 20190296003
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => PROXIMITY COUPLING INTERCONNECT PACKAGING SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 16/440727
[patent_app_country] => US
[patent_app_date] => 2019-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4884
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16440727
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/440727 | Proximity coupling interconnect packaging systems and methods | Jun 12, 2019 | Issued |
Array
(
[id] => 16516074
[patent_doc_number] => 20200395332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-17
[patent_title] => PACKAGE WITH CONDUCTIVE UNDERFILL GROUND PLANE
[patent_app_type] => utility
[patent_app_number] => 16/438546
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8163
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16438546
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/438546 | Package with conductive underfill ground plane | Jun 11, 2019 | Issued |
Array
(
[id] => 17517099
[patent_doc_number] => 11296260
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Light emitting device package and display apparatus using the same
[patent_app_type] => utility
[patent_app_number] => 16/438948
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7079
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16438948
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/438948 | Light emitting device package and display apparatus using the same | Jun 11, 2019 | Issued |
Array
(
[id] => 17683485
[patent_doc_number] => 11367750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-21
[patent_title] => Vertical memory devices
[patent_app_type] => utility
[patent_app_number] => 16/439101
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 2863
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16439101
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/439101 | Vertical memory devices | Jun 11, 2019 | Issued |
Array
(
[id] => 15462097
[patent_doc_number] => 20200043873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => INTERPOSER WITH CAPACITORS
[patent_app_type] => utility
[patent_app_number] => 16/439295
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6583
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16439295
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/439295 | Interposer with capacitors | Jun 11, 2019 | Issued |
Array
(
[id] => 17803225
[patent_doc_number] => 11417536
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Method for wafer planarization and an image sensor made by the same
[patent_app_type] => utility
[patent_app_number] => 16/439211
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 19
[patent_no_of_words] => 9957
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16439211
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/439211 | Method for wafer planarization and an image sensor made by the same | Jun 11, 2019 | Issued |
Array
(
[id] => 17456197
[patent_doc_number] => 11271064
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-08
[patent_title] => Display panel, manufacturing method thereof, and display device
[patent_app_type] => utility
[patent_app_number] => 16/438576
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 6153
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16438576
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/438576 | Display panel, manufacturing method thereof, and display device | Jun 11, 2019 | Issued |
Array
(
[id] => 15873975
[patent_doc_number] => 20200144391
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FORMING PATTERNS FOR A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/439259
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8728
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16439259
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/439259 | Semiconductor device and method of forming patterns for a semiconductor device | Jun 11, 2019 | Issued |
Array
(
[id] => 17456073
[patent_doc_number] => 11270940
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-08
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/438721
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4585
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 336
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16438721
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/438721 | Semiconductor device | Jun 11, 2019 | Issued |
Array
(
[id] => 15260173
[patent_doc_number] => 20190378820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => INTERLAYER CONNECTION OF STACKED MICROELECTRONIC COMPONENTS
[patent_app_type] => utility
[patent_app_number] => 16/438714
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6031
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16438714
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/438714 | Interlayer connection of stacked microelectronic components | Jun 11, 2019 | Issued |
Array
(
[id] => 17514752
[patent_doc_number] => 11293895
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Gas sensitive field effect transistors
[patent_app_type] => utility
[patent_app_number] => 16/439215
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 7847
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16439215
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/439215 | Gas sensitive field effect transistors | Jun 11, 2019 | Issued |
Array
(
[id] => 17456284
[patent_doc_number] => 11271151
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-08
[patent_title] => Phase change memory using multiple phase change layers and multiple heat conductors
[patent_app_type] => utility
[patent_app_number] => 16/438906
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 6998
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16438906
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/438906 | Phase change memory using multiple phase change layers and multiple heat conductors | Jun 11, 2019 | Issued |