
Abdulfattah B. Mustapha
Examiner (ID: 5532)
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812, 2809 |
| Total Applications | 635 |
| Issued Applications | 534 |
| Pending Applications | 2 |
| Abandoned Applications | 97 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8446202
[patent_doc_number] => 08288253
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-10-16
[patent_title] => 'InxGa1-xAsYP1-Y quaternary etch stop for improved chemical resistivity of gallium arsenide field effect transistors'
[patent_app_type] => utility
[patent_app_number] => 13/173006
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4471
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13173006
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/173006 | InxGa1-xAsYP1-Y quaternary etch stop for improved chemical resistivity of gallium arsenide field effect transistors | Jun 29, 2011 | Issued |
Array
(
[id] => 8159324
[patent_doc_number] => 20120100656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-26
[patent_title] => 'METHOD FOR MAKING A SOLID STATE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/172840
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 809
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0100/20120100656.pdf
[firstpage_image] =>[orig_patent_app_number] => 13172840
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/172840 | METHOD FOR MAKING A SOLID STATE SEMICONDUCTOR DEVICE | Jun 29, 2011 | Abandoned |
Array
(
[id] => 8586313
[patent_doc_number] => 20130005135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'PLANAR PATTERNED TRANSPARENT CONTACT, DEVICES WITH PLANAR PATTERNED TRANSPARENT CONTACTS, AND/OR METHODS OF MAKING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/174349
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7821
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13174349
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/174349 | PLANAR PATTERNED TRANSPARENT CONTACT, DEVICES WITH PLANAR PATTERNED TRANSPARENT CONTACTS, AND/OR METHODS OF MAKING THE SAME | Jun 29, 2011 | Abandoned |
Array
(
[id] => 7755837
[patent_doc_number] => 20120028415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-02
[patent_title] => 'DICING TAPE-INTEGRATED FILM FOR SEMICONDUCTOR BACK SURFACE, AND PROCESS FOR PRODUCING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/172945
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 17872
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20120028415.pdf
[firstpage_image] =>[orig_patent_app_number] => 13172945
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/172945 | Dicing tape-integrated film for semiconductor back surface, and process for producing semiconductor device | Jun 29, 2011 | Issued |
Array
(
[id] => 7711280
[patent_doc_number] => 20120003828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-05
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND METHOD OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/173321
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 11407
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13173321
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/173321 | SEMICONDUCTOR MEMORY DEVICE AND METHOD OF FORMING THE SAME | Jun 29, 2011 | Abandoned |
Array
(
[id] => 8483360
[patent_doc_number] => 20120282767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-08
[patent_title] => 'METHOD FOR PRODUCING A TWO-SIDED FAN-OUT WAFER LEVEL PACKAGE WITH ELECTRICALLY CONDUCTIVE INTERCONNECTS, AND A CORRESPONDING SEMICONDUCTOR PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 13/173991
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5653
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13173991
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/173991 | METHOD FOR PRODUCING A TWO-SIDED FAN-OUT WAFER LEVEL PACKAGE WITH ELECTRICALLY CONDUCTIVE INTERCONNECTS, AND A CORRESPONDING SEMICONDUCTOR PACKAGE | Jun 29, 2011 | Abandoned |
Array
(
[id] => 8446209
[patent_doc_number] => 08288260
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-10-16
[patent_title] => 'Field effect transistor with dual etch-stop layers for improved power, performance and reproducibility'
[patent_app_type] => utility
[patent_app_number] => 13/173015
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4764
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13173015
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/173015 | Field effect transistor with dual etch-stop layers for improved power, performance and reproducibility | Jun 29, 2011 | Issued |
Array
(
[id] => 8586310
[patent_doc_number] => 20130005131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'SEMICONDUCTOR DEVICE FABRICATION USING GATE SUBSTITUTION'
[patent_app_type] => utility
[patent_app_number] => 13/174257
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2610
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13174257
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/174257 | Semiconductor device fabrication using gate substitution | Jun 29, 2011 | Issued |
Array
(
[id] => 7711285
[patent_doc_number] => 20120003831
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-05
[patent_title] => 'Methods of Forming Nonvolatile Memory Devices Using Nonselective and Selective Etching Techniques to Define Vertically Stacked Word Lines'
[patent_app_type] => utility
[patent_app_number] => 13/173591
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 48
[patent_no_of_words] => 16839
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13173591
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/173591 | Methods of Forming Nonvolatile Memory Devices Using Nonselective and Selective Etching Techniques to Define Vertically Stacked Word Lines | Jun 29, 2011 | Abandoned |
Array
(
[id] => 10870161
[patent_doc_number] => 08895356
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-25
[patent_title] => 'Chemical vapor deposition apparatus and method of forming semiconductor epitaxial thin film using the same'
[patent_app_type] => utility
[patent_app_number] => 13/173423
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 26
[patent_no_of_words] => 6743
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13173423
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/173423 | Chemical vapor deposition apparatus and method of forming semiconductor epitaxial thin film using the same | Jun 29, 2011 | Issued |
Array
(
[id] => 8586295
[patent_doc_number] => 20130005116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'EDGE-EXCLUSION SPALLING METHOD FOR IMPROVING SUBSTRATE REUSABILITY'
[patent_app_type] => utility
[patent_app_number] => 13/172793
[patent_app_country] => US
[patent_app_date] => 2011-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5781
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13172793
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/172793 | Edge-exclusion spalling method for improving substrate reusability | Jun 28, 2011 | Issued |
Array
(
[id] => 7487174
[patent_doc_number] => 20110251072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-13
[patent_title] => 'ASSEMBLY OF QUASICRYSTALLINE PHOTONIC HETEROSTRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 13/163460
[patent_app_country] => US
[patent_app_date] => 2011-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2816
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0251/20110251072.pdf
[firstpage_image] =>[orig_patent_app_number] => 13163460
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/163460 | Assembly of quasicrystalline photonic heterostructures | Jun 16, 2011 | Issued |
Array
(
[id] => 6089519
[patent_doc_number] => 20110217846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-08
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/107500
[patent_app_country] => US
[patent_app_date] => 2011-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4940
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0217/20110217846.pdf
[firstpage_image] =>[orig_patent_app_number] => 13107500
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107500 | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | May 12, 2011 | Abandoned |
Array
(
[id] => 8773005
[patent_doc_number] => 08426964
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-23
[patent_title] => 'Micro bump and method for forming the same'
[patent_app_type] => utility
[patent_app_number] => 13/098209
[patent_app_country] => US
[patent_app_date] => 2011-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 6673
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13098209
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/098209 | Micro bump and method for forming the same | Apr 28, 2011 | Issued |
Array
(
[id] => 7997171
[patent_doc_number] => 08080433
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-12-20
[patent_title] => 'Method for detaching layers with low magnetic permeability'
[patent_app_type] => utility
[patent_app_number] => 13/091151
[patent_app_country] => US
[patent_app_date] => 2011-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 22
[patent_no_of_words] => 3755
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/080/08080433.pdf
[firstpage_image] =>[orig_patent_app_number] => 13091151
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/091151 | Method for detaching layers with low magnetic permeability | Apr 20, 2011 | Issued |
Array
(
[id] => 8462583
[patent_doc_number] => 20120267751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-25
[patent_title] => 'INTERPOSER HAVING MOLDED LOW CTE DIELECTRIC'
[patent_app_type] => utility
[patent_app_number] => 13/091800
[patent_app_country] => US
[patent_app_date] => 2011-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6892
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13091800
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/091800 | Interposer having molded low CTE dielectric | Apr 20, 2011 | Issued |
Array
(
[id] => 7510990
[patent_doc_number] => 20110256700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-20
[patent_title] => 'METHOD OF FABRICATING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/087522
[patent_app_country] => US
[patent_app_date] => 2011-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3937
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0256/20110256700.pdf
[firstpage_image] =>[orig_patent_app_number] => 13087522
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/087522 | METHOD OF FABRICATING SEMICONDUCTOR DEVICE | Apr 14, 2011 | Abandoned |
Array
(
[id] => 8453359
[patent_doc_number] => 20120264306
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-18
[patent_title] => 'Method of Forming Opening on Semiconductor Substrate'
[patent_app_type] => utility
[patent_app_number] => 13/087379
[patent_app_country] => US
[patent_app_date] => 2011-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3304
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13087379
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/087379 | Method of forming opening on semiconductor substrate | Apr 14, 2011 | Issued |
Array
(
[id] => 8870613
[patent_doc_number] => 08465990
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-18
[patent_title] => 'Manufacturing method of magneto-resistance effect element'
[patent_app_type] => utility
[patent_app_number] => 13/087054
[patent_app_country] => US
[patent_app_date] => 2011-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 6882
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13087054
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/087054 | Manufacturing method of magneto-resistance effect element | Apr 13, 2011 | Issued |
Array
(
[id] => 8738122
[patent_doc_number] => 08409892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-02
[patent_title] => 'Method of selective photo-enhanced wet oxidation for nitride layer regrowth on substrates'
[patent_app_type] => utility
[patent_app_number] => 13/086663
[patent_app_country] => US
[patent_app_date] => 2011-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 7040
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13086663
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/086663 | Method of selective photo-enhanced wet oxidation for nitride layer regrowth on substrates | Apr 13, 2011 | Issued |