Abu Z. Ghaffari

Array ( [id] => 1100371 [patent_doc_number] => 06823423 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-11-23 [patent_title] => 'Methods for interfacing components and for writing and reading a serial data stream to and from a component associated with a parallel data stream' [patent_app_type] => B1 [patent_app_number] => 09/586145 [patent_app_country] => US [patent_app_date] => 2000-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 10798 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/823/06823423.pdf [firstpage_image] =>[orig_patent_app_number] => 09586145 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1353345 [patent_doc_number] => 06594743 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-15 [patent_title] => 'Disk-Cloning method and system for cloning computer data from source disk to target disk' [patent_app_type] => B1 [patent_app_number] => 09/571119 [patent_app_country] => US [patent_app_date] => 2000-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3594 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/594/06594743.pdf [firstpage_image] =>[orig_patent_app_number] => 09571119 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1291895 [patent_doc_number] => 06643752 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-04 [patent_title] => 'Transceiver with latency alignment circuitry' [patent_app_type] => B1 [patent_app_number] => 09/458582 [patent_app_country] => US [patent_app_date] => 1999-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 6248 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/643/06643752.pdf [firstpage_image] =>[orig_patent_app_number] => 09458582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1325080 [patent_doc_number] => 06615308 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-02 [patent_title] => 'Method and apparatus for regulating write burst lengths' [patent_app_type] => B1 [patent_app_number] => 09/458546 [patent_app_country] => US [patent_app_date] => 1999-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3211 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/615/06615308.pdf [firstpage_image] =>[orig_patent_app_number] => 09458546 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1284581 [patent_doc_number] => 06651149 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-18 [patent_title] => 'Data storage medium with certification data' [patent_app_type] => B1 [patent_app_number] => 09/457524 [patent_app_country] => US [patent_app_date] => 1999-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 46 [patent_no_of_words] => 12165 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/651/06651149.pdf [firstpage_image] =>[orig_patent_app_number] => 09457524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1243068 [patent_doc_number] => 06684278 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-27 [patent_title] => 'Microcomputer and memory access control method' [patent_app_type] => B1 [patent_app_number] => 09/456507 [patent_app_country] => US [patent_app_date] => 1999-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 5013 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/684/06684278.pdf [firstpage_image] =>[orig_patent_app_number] => 09456507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1353419 [patent_doc_number] => 06594750 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-15 [patent_title] => 'Method and apparatus for handling an accessed bit in a page table entry' [patent_app_type] => B1 [patent_app_number] => 09/456624 [patent_app_country] => US [patent_app_date] => 1999-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2619 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/594/06594750.pdf [firstpage_image] =>[orig_patent_app_number] => 09456624 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1431145 [patent_doc_number] => 06523085 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-18 [patent_title] => 'Disk drive and method of multi-block size addressing' [patent_app_type] => B1 [patent_app_number] => 09/456850 [patent_app_country] => US [patent_app_date] => 1999-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2287 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/523/06523085.pdf [firstpage_image] =>[orig_patent_app_number] => 09456850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1221703 [patent_doc_number] => 06708248 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-16 [patent_title] => 'Memory system with channel multiplexing of multiple memory devices' [patent_app_type] => B1 [patent_app_number] => 09/457155 [patent_app_country] => US [patent_app_date] => 1999-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8993 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/708/06708248.pdf [firstpage_image] =>[orig_patent_app_number] => 09457155 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1395438 [patent_doc_number] => 06567894 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-20 [patent_title] => 'Method and apparatus to prefetch sequential pages in a multi-stream environment' [patent_app_type] => B1 [patent_app_number] => 09/456539 [patent_app_country] => US [patent_app_date] => 1999-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2754 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/567/06567894.pdf [firstpage_image] =>[orig_patent_app_number] => 09456539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1353273 [patent_doc_number] => 06594738 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-15 [patent_title] => 'Semiconductor device in which MPU and DRAM as secondary cache memory are mounted on same chip to easily realize high speed of cycle time under restriction on chip size' [patent_app_type] => B1 [patent_app_number] => 09/456260 [patent_app_country] => US [patent_app_date] => 1999-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 24 [patent_no_of_words] => 11323 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/594/06594738.pdf [firstpage_image] =>[orig_patent_app_number] => 09456260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1381390 [patent_doc_number] => 06574699 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-03 [patent_title] => 'Fast track reassign in a rotating storage media' [patent_app_type] => B1 [patent_app_number] => 09/456890 [patent_app_country] => US [patent_app_date] => 1999-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 36 [patent_no_of_words] => 21682 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/574/06574699.pdf [firstpage_image] =>[orig_patent_app_number] => 09456890 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1356889 [patent_doc_number] => 06591331 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-08 [patent_title] => 'Method and apparatus for determining the address of the highest priority matching entry in a segmented content addressable memory device' [patent_app_type] => B1 [patent_app_number] => 09/455726 [patent_app_country] => US [patent_app_date] => 1999-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3615 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/591/06591331.pdf [firstpage_image] =>[orig_patent_app_number] => 09455726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1521700 [patent_doc_number] => 06502165 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-31 [patent_title] => 'Balanced access to data volumes with redundant copies stored in data storage libraries' [patent_app_type] => B1 [patent_app_number] => 09/453812 [patent_app_country] => US [patent_app_date] => 1999-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 8862 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 300 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/502/06502165.pdf [firstpage_image] =>[orig_patent_app_number] => 09453812 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1337150 [patent_doc_number] => 06604178 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-05 [patent_title] => 'Hard disk drive employing neural network for performing expected access time calculations' [patent_app_type] => B1 [patent_app_number] => 09/449665 [patent_app_country] => US [patent_app_date] => 1999-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7776 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/604/06604178.pdf [firstpage_image] =>[orig_patent_app_number] => 09449665 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1429036 [patent_doc_number] => 06513106 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-28 [patent_title] => 'Mirror addressing in a DSP' [patent_app_type] => B1 [patent_app_number] => 09/449403 [patent_app_country] => US [patent_app_date] => 1999-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3781 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/513/06513106.pdf [firstpage_image] =>[orig_patent_app_number] => 09449403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1366415 [patent_doc_number] => 06584540 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'Flash memory rewriting circuit for microcontroller' [patent_app_type] => B1 [patent_app_number] => 09/448298 [patent_app_country] => US [patent_app_date] => 1999-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5018 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/584/06584540.pdf [firstpage_image] =>[orig_patent_app_number] => 09448298 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1149674 [patent_doc_number] => 06782466 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-24 [patent_title] => 'Arrangement and method for accessing data in a virtual memory arrangement' [patent_app_type] => B1 [patent_app_number] => 09/449273 [patent_app_country] => US [patent_app_date] => 1999-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2382 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/782/06782466.pdf [firstpage_image] =>[orig_patent_app_number] => 09449273 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1365413 [patent_doc_number] => 06581148 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-17 [patent_title] => 'System and method for enabling advanced graphics port and use of write combining cache type by reserving and mapping system memory in BIOS' [patent_app_type] => B1 [patent_app_number] => 09/448444 [patent_app_country] => US [patent_app_date] => 1999-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3393 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/581/06581148.pdf [firstpage_image] =>[orig_patent_app_number] => 09448444 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7629988 [patent_doc_number] => 06636951 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-21 [patent_title] => 'Data storage system, data relocation method and recording medium' [patent_app_type] => B1 [patent_app_number] => 09/447582 [patent_app_country] => US [patent_app_date] => 1999-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 8915 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 6 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/636/06636951.pdf [firstpage_image] =>[orig_patent_app_number] => 09447582 [rel_patent_id] =>[rel_patent_doc_number] =>)