
Adam S. Bowen
Examiner (ID: 19031, Phone: (571)272-3984 , Office: P/2897 )
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2897 |
| Total Applications | 851 |
| Issued Applications | 777 |
| Pending Applications | 68 |
| Abandoned Applications | 28 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19420959
[patent_doc_number] => 20240297083
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => DUAL SILICIDE STRUCTURE AND METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/662374
[patent_app_country] => US
[patent_app_date] => 2024-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10855
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18662374
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/662374 | DUAL SILICIDE STRUCTURE AND METHODS THEREOF | May 12, 2024 | Pending |
Array
(
[id] => 19407278
[patent_doc_number] => 20240290789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => TECHNIQUES FOR ACHIEVING MULTIPLE TRANSISTOR FIN DIMENSIONS ON A SINGLE DIE
[patent_app_type] => utility
[patent_app_number] => 18/654855
[patent_app_country] => US
[patent_app_date] => 2024-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9347
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18654855
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/654855 | TECHNIQUES FOR ACHIEVING MULTIPLE TRANSISTOR FIN DIMENSIONS ON A SINGLE DIE | May 2, 2024 | Pending |
Array
(
[id] => 19392965
[patent_doc_number] => 20240282835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/649646
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15117
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18649646
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/649646 | SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME | Apr 28, 2024 | Pending |
Array
(
[id] => 19392964
[patent_doc_number] => 20240282834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/649553
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15117
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18649553
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/649553 | SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME | Apr 28, 2024 | Pending |
Array
(
[id] => 19384823
[patent_doc_number] => 20240274693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURE
[patent_app_type] => utility
[patent_app_number] => 18/646880
[patent_app_country] => US
[patent_app_date] => 2024-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19956
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18646880
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/646880 | SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURE | Apr 25, 2024 | Pending |
Array
(
[id] => 19420958
[patent_doc_number] => 20240297082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/647260
[patent_app_country] => US
[patent_app_date] => 2024-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12137
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18647260
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/647260 | SEMICONDUCTOR DEVICES | Apr 25, 2024 | Pending |
Array
(
[id] => 19386844
[patent_doc_number] => 20240276714
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => DRAM Circuitry And Method Of Forming DRAM Circuitry
[patent_app_type] => utility
[patent_app_number] => 18/635924
[patent_app_country] => US
[patent_app_date] => 2024-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5367
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18635924
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/635924 | DRAM Circuitry And Method Of Forming DRAM Circuitry | Apr 14, 2024 | Pending |
Array
(
[id] => 19364195
[patent_doc_number] => 20240266229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/625377
[patent_app_country] => US
[patent_app_date] => 2024-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13078
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18625377
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/625377 | SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING THE SAME | Apr 2, 2024 | Pending |
Array
(
[id] => 20252797
[patent_doc_number] => 20250301666
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-25
[patent_title] => 3D HETEROGENEOUSLY INTERCONNECTED MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/612605
[patent_app_country] => US
[patent_app_date] => 2024-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4197
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18612605
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/612605 | 3D HETEROGENEOUSLY INTERCONNECTED MEMORY | Mar 20, 2024 | Pending |
Array
(
[id] => 19269395
[patent_doc_number] => 20240213099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => GATE-ALL-AROUND DEVICE WITH DIFFERENT CHANNEL SEMICONDUCTOR MATERIALS AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/601074
[patent_app_country] => US
[patent_app_date] => 2024-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12144
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18601074
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/601074 | GATE-ALL-AROUND DEVICE WITH DIFFERENT CHANNEL SEMICONDUCTOR MATERIALS AND METHOD OF FORMING THE SAME | Mar 10, 2024 | Pending |
Array
(
[id] => 20030956
[patent_doc_number] => 20250169178
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-22
[patent_title] => 3D FET DEVICES AND METHODS FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/597779
[patent_app_country] => US
[patent_app_date] => 2024-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2112
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18597779
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/597779 | 3D FET DEVICES AND METHODS FOR MANUFACTURING THE SAME | Mar 5, 2024 | Pending |
Array
(
[id] => 19995519
[patent_doc_number] => 20250133741
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => THREE-DIMENSIONAL FERROELECTRIC MEMORY DEVICE AND METHODS OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/597801
[patent_app_country] => US
[patent_app_date] => 2024-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5134
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18597801
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/597801 | THREE-DIMENSIONAL FERROELECTRIC MEMORY DEVICE AND METHODS OF FABRICATING THE SAME | Mar 5, 2024 | Pending |
Array
(
[id] => 19852837
[patent_doc_number] => 20250098188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => SYMMETRICAL 3D BIPOLAR NANOSHEET TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 18/597762
[patent_app_country] => US
[patent_app_date] => 2024-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6789
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18597762
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/597762 | SYMMETRICAL 3D BIPOLAR NANOSHEET TRANSISTOR | Mar 5, 2024 | Pending |
Array
(
[id] => 19453036
[patent_doc_number] => 20240313166
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => LIGHT-EMITTING ELEMENT, DISPLAY DEVICE INCLUDING THE SAME AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/597759
[patent_app_country] => US
[patent_app_date] => 2024-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12275
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18597759
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/597759 | LIGHT-EMITTING ELEMENT, DISPLAY DEVICE INCLUDING THE SAME AND METHOD OF FABRICATING THE SAME | Mar 5, 2024 | Pending |
Array
(
[id] => 19237342
[patent_doc_number] => 20240194537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/581182
[patent_app_country] => US
[patent_app_date] => 2024-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9458
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18581182
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/581182 | SEMICONDUCTOR DEVICES AND METHODS OF FORMING THE SAME | Feb 18, 2024 | Pending |
Array
(
[id] => 19221684
[patent_doc_number] => 20240186388
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => SEMICONDUCTOR DEVICE WITH IMPROVED SOURCE AND DRAIN CONTACT AREA AND METHODS OF FABRICATION THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/434875
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11482
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18434875
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/434875 | SEMICONDUCTOR DEVICE WITH IMPROVED SOURCE AND DRAIN CONTACT AREA AND METHODS OF FABRICATION THEREOF | Feb 6, 2024 | Pending |
Array
(
[id] => 19206330
[patent_doc_number] => 20240178229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/430902
[patent_app_country] => US
[patent_app_date] => 2024-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12216
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18430902
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/430902 | SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME | Feb 1, 2024 | Pending |
Array
(
[id] => 19606923
[patent_doc_number] => 20240397803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/420143
[patent_app_country] => US
[patent_app_date] => 2024-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13925
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18420143
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/420143 | DISPLAY DEVICE | Jan 22, 2024 | Pending |
Array
(
[id] => 19176256
[patent_doc_number] => 20240162230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => TRANSISTOR ELEMENT, TERNARY INVERTER APPARATUS COMPRISING SAME, AND METHOD FOR PRODUCING SAME
[patent_app_type] => utility
[patent_app_number] => 18/411943
[patent_app_country] => US
[patent_app_date] => 2024-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5712
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18411943
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/411943 | TRANSISTOR ELEMENT, TERNARY INVERTER APPARATUS COMPRISING SAME, AND METHOD FOR PRODUCING SAME | Jan 11, 2024 | Pending |
Array
(
[id] => 19161290
[patent_doc_number] => 20240153997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => FACET-FREE EPITAXIAL STRUCTURES FOR SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/409402
[patent_app_country] => US
[patent_app_date] => 2024-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11882
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18409402
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/409402 | FACET-FREE EPITAXIAL STRUCTURES FOR SEMICONDUCTOR DEVICES | Jan 9, 2024 | Pending |