
Agnieszka Boesen
Examiner (ID: 9245, Phone: (571)272-8035 , Office: P/1648 )
| Most Active Art Unit | 1648 |
| Art Unit(s) | 1672, 1648, 1671 |
| Total Applications | 1047 |
| Issued Applications | 610 |
| Pending Applications | 117 |
| Abandoned Applications | 352 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19484177
[patent_doc_number] => 20240332219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => DEVICES WITH THROUGH SILICON VIAS, GUARD RINGS AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/741654
[patent_app_country] => US
[patent_app_date] => 2024-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8676
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18741654
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/741654 | DEVICES WITH THROUGH SILICON VIAS, GUARD RINGS AND METHODS OF MAKING THE SAME | Jun 11, 2024 | Pending |
Array
(
[id] => 19484176
[patent_doc_number] => 20240332218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => DEVICES WITH THROUGH SILICON VIAS, GUARD RINGS AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/741643
[patent_app_country] => US
[patent_app_date] => 2024-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8678
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18741643
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/741643 | DEVICES WITH THROUGH SILICON VIAS, GUARD RINGS AND METHODS OF MAKING THE SAME | Jun 11, 2024 | Pending |
Array
(
[id] => 19452655
[patent_doc_number] => 20240312785
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/670140
[patent_app_country] => US
[patent_app_date] => 2024-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6986
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18670140
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/670140 | Semiconductor devices and methods of manufacturing thereof | May 20, 2024 | Issued |
Array
(
[id] => 19384640
[patent_doc_number] => 20240274510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => STACKED INTEGRATED CIRCUIT DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/646015
[patent_app_country] => US
[patent_app_date] => 2024-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7344
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18646015
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/646015 | Stacked integrated circuit devices | Apr 24, 2024 | Issued |
Array
(
[id] => 19392757
[patent_doc_number] => 20240282627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => Contact Structures In Semiconductor Devices
[patent_app_type] => utility
[patent_app_number] => 18/629122
[patent_app_country] => US
[patent_app_date] => 2024-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7666
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18629122
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/629122 | Contact Structures In Semiconductor Devices | Apr 7, 2024 | Pending |
Array
(
[id] => 19392757
[patent_doc_number] => 20240282627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => Contact Structures In Semiconductor Devices
[patent_app_type] => utility
[patent_app_number] => 18/629122
[patent_app_country] => US
[patent_app_date] => 2024-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7666
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18629122
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/629122 | Contact Structures In Semiconductor Devices | Apr 7, 2024 | Pending |
Array
(
[id] => 19305702
[patent_doc_number] => 20240234282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR CHIP PACKAGES HAVING BOND OVER ACTIVE CIRCUIT (BOAC) STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/617499
[patent_app_country] => US
[patent_app_date] => 2024-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3908
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18617499
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/617499 | SEMICONDUCTOR CHIP PACKAGES HAVING BOND OVER ACTIVE CIRCUIT (BOAC) STRUCTURES | Mar 25, 2024 | Pending |
Array
(
[id] => 19364185
[patent_doc_number] => 20240266219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => THROUGH SILICON VIAS AND METHODS OF FABRICATING THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/613592
[patent_app_country] => US
[patent_app_date] => 2024-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17237
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18613592
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/613592 | THROUGH SILICON VIAS AND METHODS OF FABRICATING THEREOF | Mar 21, 2024 | Pending |
Array
(
[id] => 19305947
[patent_doc_number] => 20240234527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => INTER BLOCK FOR RECESSED CONTACTS AND METHODS FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 18/612228
[patent_app_country] => US
[patent_app_date] => 2024-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14889
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18612228
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/612228 | Inter block for recessed contacts and methods forming same | Mar 20, 2024 | Issued |
Array
(
[id] => 19305910
[patent_doc_number] => 20240234490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/611843
[patent_app_country] => US
[patent_app_date] => 2024-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8547
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18611843
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/611843 | Semiconductor device | Mar 20, 2024 | Issued |
Array
(
[id] => 19269542
[patent_doc_number] => 20240213246
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => SEMICONDUCTOR DEVICE, INTEGRATED CIRCUIT AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/596641
[patent_app_country] => US
[patent_app_date] => 2024-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12363
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18596641
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/596641 | SEMICONDUCTOR DEVICE, INTEGRATED CIRCUIT AND METHODS OF MANUFACTURING THE SAME | Mar 5, 2024 | Pending |
Array
(
[id] => 19239511
[patent_doc_number] => 20240196707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => FLEXIBLE DISPLAY MODULE
[patent_app_type] => utility
[patent_app_number] => 18/585045
[patent_app_country] => US
[patent_app_date] => 2024-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18585045
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/585045 | FLEXIBLE DISPLAY MODULE | Feb 21, 2024 | Pending |
Array
(
[id] => 19237331
[patent_doc_number] => 20240194526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => METAL BASED HYDROGEN BARRIER
[patent_app_type] => utility
[patent_app_number] => 18/581598
[patent_app_country] => US
[patent_app_date] => 2024-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18581598
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/581598 | Metal based hydrogen barrier | Feb 19, 2024 | Issued |
Array
(
[id] => 19335549
[patent_doc_number] => 20240249979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => SEMICONDUCTOR DEVICE HAVING MERGED EPITAXIAL FEATURES WITH ARC-LIKE BOTTOM SURFACE AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/444849
[patent_app_country] => US
[patent_app_date] => 2024-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8256
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18444849
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/444849 | Semiconductor device having merged epitaxial features with arc-like bottom surface and method of making the same | Feb 18, 2024 | Issued |
Array
(
[id] => 19191644
[patent_doc_number] => 20240170557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => SILICON CARBIDE OXIDE HARD MASK FOR REDUCING DISHING EFFECTS
[patent_app_type] => utility
[patent_app_number] => 18/430207
[patent_app_country] => US
[patent_app_date] => 2024-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8742
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18430207
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/430207 | SILICON CARBIDE OXIDE HARD MASK FOR REDUCING DISHING EFFECTS | Jan 31, 2024 | Pending |
Array
(
[id] => 20113292
[patent_doc_number] => 12364048
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Conductive contact for ion through-substrate via
[patent_app_type] => utility
[patent_app_number] => 18/429535
[patent_app_country] => US
[patent_app_date] => 2024-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 5422
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18429535
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/429535 | Conductive contact for ion through-substrate via | Jan 31, 2024 | Issued |
Array
(
[id] => 19349470
[patent_doc_number] => 20240258434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => TRANSISTOR AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/422049
[patent_app_country] => US
[patent_app_date] => 2024-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25034
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18422049
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/422049 | Transistor and semiconductor device | Jan 24, 2024 | Issued |
Array
(
[id] => 19161144
[patent_doc_number] => 20240153851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/406602
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14664
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18406602
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/406602 | SEMICONDUCTOR DEVICE | Jan 7, 2024 | Pending |
Array
(
[id] => 19131044
[patent_doc_number] => 20240136397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => HIGH VOLTAGE DEVICE WITH GATE EXTENSIONS
[patent_app_type] => utility
[patent_app_number] => 18/403076
[patent_app_country] => US
[patent_app_date] => 2024-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10138
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18403076
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/403076 | High voltage device with gate extensions | Jan 2, 2024 | Issued |
Array
(
[id] => 19146285
[patent_doc_number] => 20240145314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => COMPLEMENTARY FIELD-EFFECT TRANSISTOR DEVICE INCLUDING AT LEAST ONE FIN
[patent_app_type] => utility
[patent_app_number] => 18/402215
[patent_app_country] => US
[patent_app_date] => 2024-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6645
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18402215
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/402215 | COMPLEMENTARY FIELD-EFFECT TRANSISTOR DEVICE INCLUDING AT LEAST ONE FIN | Jan 1, 2024 | Pending |