Aiqun Li

Array ( [id] => 7053942 [patent_doc_number] => 20050275114 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-15 [patent_title] => 'Semiconductor device and semiconductor apparatus' [patent_app_type] => utility [patent_app_number] => 10/975385 [patent_app_country] => US [patent_app_date] => 2004-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 6519 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0275/20050275114.pdf [firstpage_image] =>[orig_patent_app_number] => 10975385 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 447733 [patent_doc_number] => 07253507 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-07 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/975356 [patent_app_country] => US [patent_app_date] => 2004-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 5888 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/253/07253507.pdf [firstpage_image] =>[orig_patent_app_number] => 10975356 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 447654 [patent_doc_number] => 07253456 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-07 [patent_title] => 'Diode structure and integral power switching arrangement' [patent_app_type] => utility [patent_app_number] => 10/976436 [patent_app_country] => US [patent_app_date] => 2004-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 5010 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/253/07253456.pdf [firstpage_image] =>[orig_patent_app_number] => 10976436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 645184 [patent_doc_number] => 07118947 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-10 [patent_title] => 'Thin film transistor substrate of a horizontal electric field type LCD and fabricating method thereof' [patent_app_type] => utility [patent_app_number] => 10/973886 [patent_app_country] => US [patent_app_date] => 2004-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 28 [patent_no_of_words] => 8997 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 305 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/118/07118947.pdf [firstpage_image] =>[orig_patent_app_number] => 10973886 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 703083 [patent_doc_number] => 07064389 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-20 [patent_title] => 'Semiconductor memory device having full depletive type logic transistors and partial depletion type memory transistors' [patent_app_type] => utility [patent_app_number] => 10/969906 [patent_app_country] => US [patent_app_date] => 2004-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 18 [patent_no_of_words] => 4124 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/064/07064389.pdf [firstpage_image] =>[orig_patent_app_number] => 10969906 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6936481 [patent_doc_number] => 20050110042 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-26 [patent_title] => 'POWER SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 10/967166 [patent_app_country] => US [patent_app_date] => 2004-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6788 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0110/20050110042.pdf [firstpage_image] =>[orig_patent_app_number] => 10967166 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7008374 [patent_doc_number] => 20050062090 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-24 [patent_title] => 'Stack-film trench capacitor and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/965160 [patent_app_country] => US [patent_app_date] => 2004-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 5760 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0062/20050062090.pdf [firstpage_image] =>[orig_patent_app_number] => 10965160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 612238 [patent_doc_number] => 07147632 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-12 [patent_title] => 'High-strength microwave antenna assemblies' [patent_app_type] => utility [patent_app_number] => 10/961994 [patent_app_country] => US [patent_app_date] => 2004-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 35 [patent_no_of_words] => 9726 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/147/07147632.pdf [firstpage_image] =>[orig_patent_app_number] => 10961994 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7080665 [patent_doc_number] => 20050046045 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'Resin-encapsulated package, lead member for the same and method of fabricating the lead member' [patent_app_type] => utility [patent_app_number] => 10/957683 [patent_app_country] => US [patent_app_date] => 2004-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6336 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0046/20050046045.pdf [firstpage_image] =>[orig_patent_app_number] => 10957683 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 677048 [patent_doc_number] => 07087947 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'Semiconductor device with loop line pattern structure, method and alternating phase shift mask for fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/957688 [patent_app_country] => US [patent_app_date] => 2004-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2196 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/087/07087947.pdf [firstpage_image] =>[orig_patent_app_number] => 10957688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 975404 [patent_doc_number] => 06933174 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-08-23 [patent_title] => 'Leadless leadframe package design that provides a greater structural integrity' [patent_app_type] => utility [patent_app_number] => 10/956268 [patent_app_country] => US [patent_app_date] => 2004-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 3375 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/933/06933174.pdf [firstpage_image] =>[orig_patent_app_number] => 10956268 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 535647 [patent_doc_number] => 07180135 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-02-20 [patent_title] => 'Double gate (DG) SOI ratioed logic with intrinsically on symmetric DG-MOSFET load' [patent_app_type] => utility [patent_app_number] => 10/951695 [patent_app_country] => US [patent_app_date] => 2004-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4178 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/180/07180135.pdf [firstpage_image] =>[orig_patent_app_number] => 10951695 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5634954 [patent_doc_number] => 20060065927 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-30 [patent_title] => 'Double gate device having a heterojunction source/drain and strained channel' [patent_app_type] => utility [patent_app_number] => 10/952676 [patent_app_country] => US [patent_app_date] => 2004-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6002 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0065/20060065927.pdf [firstpage_image] =>[orig_patent_app_number] => 10952676 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6915497 [patent_doc_number] => 20050093058 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-05 [patent_title] => 'Sonos device and methods of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/948966 [patent_app_country] => US [patent_app_date] => 2004-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4295 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0093/20050093058.pdf [firstpage_image] =>[orig_patent_app_number] => 10948966 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 453982 [patent_doc_number] => 07247922 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-24 [patent_title] => 'Inductor energy loss reduction techniques' [patent_app_type] => utility [patent_app_number] => 10/950046 [patent_app_country] => US [patent_app_date] => 2004-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 4570 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/247/07247922.pdf [firstpage_image] =>[orig_patent_app_number] => 10950046 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 627370 [patent_doc_number] => 07135755 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-14 [patent_title] => 'Integrated semiconductor device providing for preventing the action of parasitic transistors' [patent_app_type] => utility [patent_app_number] => 10/948936 [patent_app_country] => US [patent_app_date] => 2004-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6015 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/135/07135755.pdf [firstpage_image] =>[orig_patent_app_number] => 10948936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7154574 [patent_doc_number] => 20050082667 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Rewiring substrate strip with a number of semiconductor component positions' [patent_app_type] => utility [patent_app_number] => 10/943016 [patent_app_country] => US [patent_app_date] => 2004-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5477 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0082/20050082667.pdf [firstpage_image] =>[orig_patent_app_number] => 10943016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 762048 [patent_doc_number] => 07012316 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-03-14 [patent_title] => 'Isolation structures in semiconductor integrated circuits (IC)' [patent_app_type] => utility [patent_app_number] => 10/711425 [patent_app_country] => US [patent_app_date] => 2004-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1839 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/012/07012316.pdf [firstpage_image] =>[orig_patent_app_number] => 10711425 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5724272 [patent_doc_number] => 20060055032 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-16 [patent_title] => 'Packaging with metal studs formed on solder pads' [patent_app_type] => utility [patent_app_number] => 10/941586 [patent_app_country] => US [patent_app_date] => 2004-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 3956 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20060055032.pdf [firstpage_image] =>[orig_patent_app_number] => 10941586 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 668862 [patent_doc_number] => 07095097 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-22 [patent_title] => 'Integrated circuit device having reduced bow and method for making same' [patent_app_type] => utility [patent_app_number] => 10/931369 [patent_app_country] => US [patent_app_date] => 2004-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4034 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/095/07095097.pdf [firstpage_image] =>[orig_patent_app_number] => 10931369 [rel_patent_id] =>[rel_patent_doc_number] =>)