
Aiqun Li
Examiner (ID: 3811, Phone: (571)270-7736 , Office: P/1768 )
| Most Active Art Unit | 1768 |
| Art Unit(s) | 1796, 1763, 1768, 1766 |
| Total Applications | 951 |
| Issued Applications | 565 |
| Pending Applications | 85 |
| Abandoned Applications | 319 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1040985
[patent_doc_number] => 06870253
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-22
[patent_title] => 'Power semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/790705
[patent_app_country] => US
[patent_app_date] => 2004-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4065
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/870/06870253.pdf
[firstpage_image] =>[orig_patent_app_number] => 10790705
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/790705 | Power semiconductor device | Mar 2, 2004 | Issued |
Array
(
[id] => 767129
[patent_doc_number] => 07009229
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-07
[patent_title] => 'Electrostatic discharge protection device for integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 10/793077
[patent_app_country] => US
[patent_app_date] => 2004-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3935
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/009/07009229.pdf
[firstpage_image] =>[orig_patent_app_number] => 10793077
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/793077 | Electrostatic discharge protection device for integrated circuits | Mar 2, 2004 | Issued |
Array
(
[id] => 768439
[patent_doc_number] => 07009831
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-07
[patent_title] => 'PIN or NIP low capacitance transient voltage suppressors and steering diodes'
[patent_app_type] => utility
[patent_app_number] => 10/788536
[patent_app_country] => US
[patent_app_date] => 2004-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 19
[patent_no_of_words] => 5300
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/009/07009831.pdf
[firstpage_image] =>[orig_patent_app_number] => 10788536
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/788536 | PIN or NIP low capacitance transient voltage suppressors and steering diodes | Feb 26, 2004 | Issued |
Array
(
[id] => 491523
[patent_doc_number] => 07215009
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-05-08
[patent_title] => 'Expansion plane for PQFP/TQFP IR—package design'
[patent_app_type] => utility
[patent_app_number] => 10/785535
[patent_app_country] => US
[patent_app_date] => 2004-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5975
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/215/07215009.pdf
[firstpage_image] =>[orig_patent_app_number] => 10785535
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/785535 | Expansion plane for PQFP/TQFP IR—package design | Feb 22, 2004 | Issued |
Array
(
[id] => 944348
[patent_doc_number] => 06967402
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-22
[patent_title] => 'Hermetically sealed semiconductor power module and large scale module comprising the same'
[patent_app_type] => utility
[patent_app_number] => 10/780644
[patent_app_country] => US
[patent_app_date] => 2004-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8182
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/967/06967402.pdf
[firstpage_image] =>[orig_patent_app_number] => 10780644
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/780644 | Hermetically sealed semiconductor power module and large scale module comprising the same | Feb 18, 2004 | Issued |
Array
(
[id] => 7219987
[patent_doc_number] => 20040155351
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-12
[patent_title] => 'Semiconductor device and manufacturing method of that'
[patent_app_type] => new
[patent_app_number] => 10/771471
[patent_app_country] => US
[patent_app_date] => 2004-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 52
[patent_figures_cnt] => 52
[patent_no_of_words] => 13697
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0155/20040155351.pdf
[firstpage_image] =>[orig_patent_app_number] => 10771471
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/771471 | Semiconductor device and manufacturing method of that | Feb 4, 2004 | Issued |
Array
(
[id] => 7415359
[patent_doc_number] => 20040159958
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-19
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/762315
[patent_app_country] => US
[patent_app_date] => 2004-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 8051
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0159/20040159958.pdf
[firstpage_image] =>[orig_patent_app_number] => 10762315
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/762315 | Semiconductor device and method of manufacturing the same | Jan 22, 2004 | Issued |
Array
(
[id] => 7143993
[patent_doc_number] => 20040169241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-02
[patent_title] => 'Electronic device using carbon nanotubes'
[patent_app_type] => new
[patent_app_number] => 10/762625
[patent_app_country] => US
[patent_app_date] => 2004-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1694
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20040169241.pdf
[firstpage_image] =>[orig_patent_app_number] => 10762625
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/762625 | Electronic device using carbon nanotubes | Jan 21, 2004 | Issued |
Array
(
[id] => 419092
[patent_doc_number] => 07276767
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-10-02
[patent_title] => 'Thin film resistor device and a method of manufacture therefor'
[patent_app_type] => utility
[patent_app_number] => 10/762962
[patent_app_country] => US
[patent_app_date] => 2004-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4146
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/276/07276767.pdf
[firstpage_image] =>[orig_patent_app_number] => 10762962
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/762962 | Thin film resistor device and a method of manufacture therefor | Jan 21, 2004 | Issued |
Array
(
[id] => 664090
[patent_doc_number] => 07102190
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-05
[patent_title] => 'Flash memory cell with a unique split programming channel and reading channel'
[patent_app_type] => utility
[patent_app_number] => 10/762166
[patent_app_country] => US
[patent_app_date] => 2004-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 28
[patent_no_of_words] => 4593
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/102/07102190.pdf
[firstpage_image] =>[orig_patent_app_number] => 10762166
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/762166 | Flash memory cell with a unique split programming channel and reading channel | Jan 20, 2004 | Issued |
Array
(
[id] => 7421007
[patent_doc_number] => 20040183146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-23
[patent_title] => 'Semiconductor device having metal silicide films formed on source and drain regions and method for manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/759205
[patent_app_country] => US
[patent_app_date] => 2004-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5054
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20040183146.pdf
[firstpage_image] =>[orig_patent_app_number] => 10759205
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/759205 | Semiconductor device having metal silicide films formed on source and drain regions and method for manufacturing the same | Jan 19, 2004 | Issued |
Array
(
[id] => 7144075
[patent_doc_number] => 20040169289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-02
[patent_title] => 'Semiconductor device, a method of manufacturing the same and an electronic device'
[patent_app_type] => new
[patent_app_number] => 10/755375
[patent_app_country] => US
[patent_app_date] => 2004-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 47
[patent_no_of_words] => 14465
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20040169289.pdf
[firstpage_image] =>[orig_patent_app_number] => 10755375
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/755375 | Semiconductor device, a method of manufacturing the same and an electronic device | Jan 12, 2004 | Issued |
Array
(
[id] => 493470
[patent_doc_number] => 07211473
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-05-01
[patent_title] => 'Method and structure for controlling floating body effects'
[patent_app_type] => utility
[patent_app_number] => 10/756585
[patent_app_country] => US
[patent_app_date] => 2004-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 4030
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/211/07211473.pdf
[firstpage_image] =>[orig_patent_app_number] => 10756585
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/756585 | Method and structure for controlling floating body effects | Jan 11, 2004 | Issued |
Array
(
[id] => 7620118
[patent_doc_number] => 06943064
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-13
[patent_title] => 'Method of manufacturing a semiconductor package with elevated tub'
[patent_app_type] => utility
[patent_app_number] => 10/752676
[patent_app_country] => US
[patent_app_date] => 2004-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 24
[patent_no_of_words] => 7509
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/943/06943064.pdf
[firstpage_image] =>[orig_patent_app_number] => 10752676
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/752676 | Method of manufacturing a semiconductor package with elevated tub | Jan 7, 2004 | Issued |
Array
(
[id] => 1015038
[patent_doc_number] => 06894382
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-05-17
[patent_title] => 'Optimized electronic package'
[patent_app_type] => utility
[patent_app_number] => 10/754206
[patent_app_country] => US
[patent_app_date] => 2004-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3588
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/894/06894382.pdf
[firstpage_image] =>[orig_patent_app_number] => 10754206
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/754206 | Optimized electronic package | Jan 7, 2004 | Issued |
Array
(
[id] => 7607187
[patent_doc_number] => 07098529
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-08-29
[patent_title] => 'System and method for packaging a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/753945
[patent_app_country] => US
[patent_app_date] => 2004-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2461
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/098/07098529.pdf
[firstpage_image] =>[orig_patent_app_number] => 10753945
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/753945 | System and method for packaging a semiconductor device | Jan 6, 2004 | Issued |
Array
(
[id] => 1043639
[patent_doc_number] => 06867072
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-15
[patent_title] => 'Flipchip QFN package and method therefor'
[patent_app_type] => utility
[patent_app_number] => 10/752866
[patent_app_country] => US
[patent_app_date] => 2004-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 4524
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/867/06867072.pdf
[firstpage_image] =>[orig_patent_app_number] => 10752866
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/752866 | Flipchip QFN package and method therefor | Jan 6, 2004 | Issued |
Array
(
[id] => 535390
[patent_doc_number] => 07180111
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-02-20
[patent_title] => 'Gate n-well/p-substrate photodiode'
[patent_app_type] => utility
[patent_app_number] => 10/752845
[patent_app_country] => US
[patent_app_date] => 2004-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 26
[patent_no_of_words] => 18951
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/180/07180111.pdf
[firstpage_image] =>[orig_patent_app_number] => 10752845
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/752845 | Gate n-well/p-substrate photodiode | Jan 6, 2004 | Issued |
Array
(
[id] => 738793
[patent_doc_number] => 07034349
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-25
[patent_title] => 'Ferroelectric transistor for storing two data bits'
[patent_app_type] => utility
[patent_app_number] => 10/752245
[patent_app_country] => US
[patent_app_date] => 2004-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 4801
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/034/07034349.pdf
[firstpage_image] =>[orig_patent_app_number] => 10752245
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/752245 | Ferroelectric transistor for storing two data bits | Jan 5, 2004 | Issued |
Array
(
[id] => 7442406
[patent_doc_number] => 20040195701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-07
[patent_title] => 'Electronic package and method'
[patent_app_type] => new
[patent_app_number] => 10/753115
[patent_app_country] => US
[patent_app_date] => 2004-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 37862
[patent_no_of_claims] => 58
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20040195701.pdf
[firstpage_image] =>[orig_patent_app_number] => 10753115
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/753115 | Electronic package and method | Jan 5, 2004 | Issued |