
Aiqun Li
Examiner (ID: 3811, Phone: (571)270-7736 , Office: P/1768 )
| Most Active Art Unit | 1768 |
| Art Unit(s) | 1796, 1763, 1768, 1766 |
| Total Applications | 951 |
| Issued Applications | 565 |
| Pending Applications | 85 |
| Abandoned Applications | 319 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 994002
[patent_doc_number] => 06917103
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-12
[patent_title] => 'Molded semiconductor power device having heat sinks exposed on one surface'
[patent_app_type] => utility
[patent_app_number] => 10/326555
[patent_app_country] => US
[patent_app_date] => 2002-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 5654
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/917/06917103.pdf
[firstpage_image] =>[orig_patent_app_number] => 10326555
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/326555 | Molded semiconductor power device having heat sinks exposed on one surface | Dec 22, 2002 | Issued |
Array
(
[id] => 994002
[patent_doc_number] => 06917103
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-12
[patent_title] => 'Molded semiconductor power device having heat sinks exposed on one surface'
[patent_app_type] => utility
[patent_app_number] => 10/326555
[patent_app_country] => US
[patent_app_date] => 2002-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 5654
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/917/06917103.pdf
[firstpage_image] =>[orig_patent_app_number] => 10326555
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/326555 | Molded semiconductor power device having heat sinks exposed on one surface | Dec 22, 2002 | Issued |
Array
(
[id] => 994002
[patent_doc_number] => 06917103
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-12
[patent_title] => 'Molded semiconductor power device having heat sinks exposed on one surface'
[patent_app_type] => utility
[patent_app_number] => 10/326555
[patent_app_country] => US
[patent_app_date] => 2002-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 5654
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/917/06917103.pdf
[firstpage_image] =>[orig_patent_app_number] => 10326555
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/326555 | Molded semiconductor power device having heat sinks exposed on one surface | Dec 22, 2002 | Issued |
Array
(
[id] => 7456765
[patent_doc_number] => 20040119114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-24
[patent_title] => 'N-channel pull-up element & logic circuit'
[patent_app_type] => new
[patent_app_number] => 10/324485
[patent_app_country] => US
[patent_app_date] => 2002-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8516
[patent_no_of_claims] => 58
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20040119114.pdf
[firstpage_image] =>[orig_patent_app_number] => 10324485
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/324485 | N-channel pull-up element and logic circuit | Dec 19, 2002 | Issued |
Array
(
[id] => 7357077
[patent_doc_number] => 20040004258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-08
[patent_title] => 'Semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/315025
[patent_app_country] => US
[patent_app_date] => 2002-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4694
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20040004258.pdf
[firstpage_image] =>[orig_patent_app_number] => 10315025
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/315025 | Field effect transistor with reverse dopant grandient region | Dec 9, 2002 | Issued |
Array
(
[id] => 7086576
[patent_doc_number] => 20050006688
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Arrangement comprising a capacitor'
[patent_app_type] => utility
[patent_app_number] => 10/497805
[patent_app_country] => US
[patent_app_date] => 2002-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2518
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20050006688.pdf
[firstpage_image] =>[orig_patent_app_number] => 10497805
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/497805 | Arrangement comprising a capacitor | Dec 1, 2002 | Abandoned |
Array
(
[id] => 7371715
[patent_doc_number] => 20040079991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-29
[patent_title] => 'Premature breakdown in submicron device geometries'
[patent_app_type] => new
[patent_app_number] => 10/302256
[patent_app_country] => US
[patent_app_date] => 2002-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5857
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0079/20040079991.pdf
[firstpage_image] =>[orig_patent_app_number] => 10302256
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/302256 | Premature breakdown in submicron device geometries | Nov 21, 2002 | Issued |
Array
(
[id] => 7459376
[patent_doc_number] => 20040094809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-20
[patent_title] => 'Process for semiconductor device fabrication in which an insulating layer is formed over a semiconductor substrate'
[patent_app_type] => new
[patent_app_number] => 10/300365
[patent_app_country] => US
[patent_app_date] => 2002-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4419
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0094/20040094809.pdf
[firstpage_image] =>[orig_patent_app_number] => 10300365
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/300365 | Semiconductor device using an insulating layer having a seed layer | Nov 19, 2002 | Issued |
Array
(
[id] => 1056834
[patent_doc_number] => 06855978
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-15
[patent_title] => 'Gate-contact structure and method for forming the same'
[patent_app_type] => utility
[patent_app_number] => 10/299535
[patent_app_country] => US
[patent_app_date] => 2002-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 28
[patent_no_of_words] => 5242
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/855/06855978.pdf
[firstpage_image] =>[orig_patent_app_number] => 10299535
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/299535 | Gate-contact structure and method for forming the same | Nov 17, 2002 | Issued |
| 10/292755 | Stack-film trench capacitor and method for manufacturing the same | Nov 12, 2002 | Abandoned |
Array
(
[id] => 1128339
[patent_doc_number] => 06791165
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-14
[patent_title] => 'Device for shielding transmission lines from ground or power supply'
[patent_app_type] => B2
[patent_app_number] => 10/291035
[patent_app_country] => US
[patent_app_date] => 2002-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2102
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/791/06791165.pdf
[firstpage_image] =>[orig_patent_app_number] => 10291035
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/291035 | Device for shielding transmission lines from ground or power supply | Nov 7, 2002 | Issued |
Array
(
[id] => 7189728
[patent_doc_number] => 20040084733
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-06
[patent_title] => 'Mask ROM and fabrication thereof'
[patent_app_type] => new
[patent_app_number] => 10/065645
[patent_app_country] => US
[patent_app_date] => 2002-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2270
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20040084733.pdf
[firstpage_image] =>[orig_patent_app_number] => 10065645
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/065645 | Mask ROM structure having a coding layer between gates and word lines | Nov 4, 2002 | Issued |
Array
(
[id] => 1149861
[patent_doc_number] => 06774417
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-10
[patent_title] => 'Electrostatic discharge protection device for integrated circuits'
[patent_app_type] => B1
[patent_app_number] => 10/279806
[patent_app_country] => US
[patent_app_date] => 2002-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3911
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/774/06774417.pdf
[firstpage_image] =>[orig_patent_app_number] => 10279806
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/279806 | Electrostatic discharge protection device for integrated circuits | Oct 22, 2002 | Issued |
Array
(
[id] => 1132413
[patent_doc_number] => 06787858
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-07
[patent_title] => 'Carrier injection protection structure'
[patent_app_type] => B2
[patent_app_number] => 10/272336
[patent_app_country] => US
[patent_app_date] => 2002-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3875
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/787/06787858.pdf
[firstpage_image] =>[orig_patent_app_number] => 10272336
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/272336 | Carrier injection protection structure | Oct 15, 2002 | Issued |
Array
(
[id] => 761955
[patent_doc_number] => 07012288
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-14
[patent_title] => 'Heterojunction bipolar transistor having non-uniformly doped collector for improved safe-operating area'
[patent_app_type] => utility
[patent_app_number] => 10/267215
[patent_app_country] => US
[patent_app_date] => 2002-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1497
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/012/07012288.pdf
[firstpage_image] =>[orig_patent_app_number] => 10267215
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/267215 | Heterojunction bipolar transistor having non-uniformly doped collector for improved safe-operating area | Oct 7, 2002 | Issued |
Array
(
[id] => 7465239
[patent_doc_number] => 20040053456
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-18
[patent_title] => 'Mosfet with short channel structure and formation method thereof'
[patent_app_type] => new
[patent_app_number] => 10/244535
[patent_app_country] => US
[patent_app_date] => 2002-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2221
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0053/20040053456.pdf
[firstpage_image] =>[orig_patent_app_number] => 10244535
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/244535 | Mosfet with short channel structure and formation method thereof | Sep 16, 2002 | Abandoned |
Array
(
[id] => 6733387
[patent_doc_number] => 20030011022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-16
[patent_title] => 'Semiconductor device and a process for manufacturing a oxide film'
[patent_app_type] => new
[patent_app_number] => 10/242725
[patent_app_country] => US
[patent_app_date] => 2002-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 13161
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20030011022.pdf
[firstpage_image] =>[orig_patent_app_number] => 10242725
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/242725 | Semiconductor device and a process for manufacturing a complex oxide film | Sep 12, 2002 | Issued |
Array
(
[id] => 630735
[patent_doc_number] => 07132696
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-07
[patent_title] => 'Intermeshed guard bands for multiple voltage supply structures on an integrated circuit, and methods of making same'
[patent_app_type] => utility
[patent_app_number] => 10/231766
[patent_app_country] => US
[patent_app_date] => 2002-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 4653
[patent_no_of_claims] => 83
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/132/07132696.pdf
[firstpage_image] =>[orig_patent_app_number] => 10231766
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/231766 | Intermeshed guard bands for multiple voltage supply structures on an integrated circuit, and methods of making same | Aug 27, 2002 | Issued |
Array
(
[id] => 7380114
[patent_doc_number] => 20040036118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-26
[patent_title] => 'Concurrent Fin-FET and thick-body device fabrication'
[patent_app_type] => new
[patent_app_number] => 10/227995
[patent_app_country] => US
[patent_app_date] => 2002-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 10473
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20040036118.pdf
[firstpage_image] =>[orig_patent_app_number] => 10227995
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/227995 | Concurrent Fin-FET and thick-body device fabrication | Aug 25, 2002 | Issued |
Array
(
[id] => 7626571
[patent_doc_number] => 06768191
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-07-27
[patent_title] => 'Electronic component with stacked electronic elements'
[patent_app_type] => B2
[patent_app_number] => 10/217185
[patent_app_country] => US
[patent_app_date] => 2002-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6766
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 5
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/768/06768191.pdf
[firstpage_image] =>[orig_patent_app_number] => 10217185
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/217185 | Electronic component with stacked electronic elements | Aug 11, 2002 | Issued |