
Ajay Arora
Examiner (ID: 12666, Phone: (571)272-8347 , Office: P/2892 )
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2892, 2811 |
| Total Applications | 1272 |
| Issued Applications | 1029 |
| Pending Applications | 83 |
| Abandoned Applications | 184 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17032791
[patent_doc_number] => 11094609
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Thermal dissipation structure for integrated circuits comprising thermal dissipation trench
[patent_app_type] => utility
[patent_app_number] => 16/824724
[patent_app_country] => US
[patent_app_date] => 2020-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5591
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16824724
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/824724 | Thermal dissipation structure for integrated circuits comprising thermal dissipation trench | Mar 19, 2020 | Issued |
Array
(
[id] => 16888999
[patent_doc_number] => 20210175196
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => METHOD FOR FABRICATING ELECTRONIC PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/821095
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2187
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16821095
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/821095 | Method for fabricating an encapsulated electronic package using a supporting plate | Mar 16, 2020 | Issued |
Array
(
[id] => 18608155
[patent_doc_number] => 11749633
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Power semiconductor module with laser-welded leadframe
[patent_app_type] => utility
[patent_app_number] => 17/604717
[patent_app_country] => US
[patent_app_date] => 2020-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5507
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17604717
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/604717 | Power semiconductor module with laser-welded leadframe | Mar 11, 2020 | Issued |
Array
(
[id] => 16803404
[patent_doc_number] => 10998359
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-04
[patent_title] => Image sensor with shallow trench edge doping
[patent_app_type] => utility
[patent_app_number] => 16/815296
[patent_app_country] => US
[patent_app_date] => 2020-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 7706
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16815296
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/815296 | Image sensor with shallow trench edge doping | Mar 10, 2020 | Issued |
Array
(
[id] => 17100203
[patent_doc_number] => 20210287994
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => DIFFUSION BARRIER LAYER FOR CONDUCTIVE VIA TO DECREASE CONTACT RESISTANCE
[patent_app_type] => utility
[patent_app_number] => 16/814116
[patent_app_country] => US
[patent_app_date] => 2020-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10882
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16814116
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/814116 | Diffusion barrier layer for conductive via to decrease contact resistance | Mar 9, 2020 | Issued |
Array
(
[id] => 16560432
[patent_doc_number] => 20210005581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => TWISTABLE LIGHT EMITTING DIODE DISPLAY MODULE
[patent_app_type] => utility
[patent_app_number] => 16/812393
[patent_app_country] => US
[patent_app_date] => 2020-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3499
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16812393
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/812393 | Twistable light emitting diode display module | Mar 8, 2020 | Issued |
Array
(
[id] => 16286215
[patent_doc_number] => 20200279817
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/804700
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4671
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16804700
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/804700 | Integrated circuit with supply circuit comprising field-effect transistors | Feb 27, 2020 | Issued |
Array
(
[id] => 17070691
[patent_doc_number] => 20210272908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-02
[patent_title] => SEMICONDUCTOR DEVICES WITH FLEXIBLE CONNECTOR ARRAY
[patent_app_type] => utility
[patent_app_number] => 16/803954
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5437
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16803954
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/803954 | Semiconductor devices with flexible connector array | Feb 26, 2020 | Issued |
Array
(
[id] => 16080649
[patent_doc_number] => 20200194311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => TUNNEL MAGNETORESISTIVE EFFECT ELEMENT, MAGNETIC MEMORY, AND BUILT-IN MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/795714
[patent_app_country] => US
[patent_app_date] => 2020-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10050
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16795714
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/795714 | Tunnel magnetoresistive effect element, magnetic memory, and built-in memory | Feb 19, 2020 | Issued |
Array
(
[id] => 17040661
[patent_doc_number] => 20210257297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => SEMICONDUCTOR DEVICE WITH PROGRAMMABLE ANTI-FUSE FEATURE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/794817
[patent_app_country] => US
[patent_app_date] => 2020-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8877
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16794817
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/794817 | Semiconductor device with programmable anti-fuse feature and method for fabricating the same | Feb 18, 2020 | Issued |
Array
(
[id] => 16645304
[patent_doc_number] => 10923168
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Method of making magnetic tunnel junction memory device with stress inducing layers
[patent_app_type] => utility
[patent_app_number] => 16/794000
[patent_app_country] => US
[patent_app_date] => 2020-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 13277
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16794000
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/794000 | Method of making magnetic tunnel junction memory device with stress inducing layers | Feb 17, 2020 | Issued |
Array
(
[id] => 16645699
[patent_doc_number] => 10923567
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Graphene FET with graphitic interface layer at contacts
[patent_app_type] => utility
[patent_app_number] => 16/792379
[patent_app_country] => US
[patent_app_date] => 2020-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 3356
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16792379
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/792379 | Graphene FET with graphitic interface layer at contacts | Feb 16, 2020 | Issued |
Array
(
[id] => 17339420
[patent_doc_number] => 20220005751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-06
[patent_title] => SEMICONDUCTOR DEVICE PACKAGE AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/292656
[patent_app_country] => US
[patent_app_date] => 2020-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10698
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17292656
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/292656 | Semiconductor device package and semiconductor device | Feb 12, 2020 | Issued |
Array
(
[id] => 17700195
[patent_doc_number] => 11373929
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-06-28
[patent_title] => Thermal heat spreader plate for electronic device
[patent_app_type] => utility
[patent_app_number] => 16/780305
[patent_app_country] => US
[patent_app_date] => 2020-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 8805
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16780305
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/780305 | Thermal heat spreader plate for electronic device | Feb 2, 2020 | Issued |
Array
(
[id] => 17630621
[patent_doc_number] => 20220165636
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => CIRCUIT BOARD AND METHOD FOR MANUFACTURING ELECTRICAL CONNECTION BOX INCLUDING CIRCUIT BOARD
[patent_app_type] => utility
[patent_app_number] => 17/598046
[patent_app_country] => US
[patent_app_date] => 2020-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9808
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17598046
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/598046 | Circuit board and method for manufacturing electrical connection box including circuit board | Jan 26, 2020 | Issued |
Array
(
[id] => 17107444
[patent_doc_number] => 11127670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-21
[patent_title] => Component carrier with stabilizing structure for interface adhesion
[patent_app_type] => utility
[patent_app_number] => 16/739826
[patent_app_country] => US
[patent_app_date] => 2020-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 4002
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16739826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/739826 | Component carrier with stabilizing structure for interface adhesion | Jan 9, 2020 | Issued |
Array
(
[id] => 16332372
[patent_doc_number] => 20200303338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/738592
[patent_app_country] => US
[patent_app_date] => 2020-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4487
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16738592
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/738592 | Semiconductor device with fuse portion comprising wires of different electrical resistance | Jan 8, 2020 | Issued |
Array
(
[id] => 15874005
[patent_doc_number] => 20200144406
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => INCREASED SOURCE AND DRAIN CONTACT EDGE WIDTH IN TWO-DIMENSIONAL MATERIAL FIELD EFFECT TRANSISTORS BY DIRECTED SELF-ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 16/737242
[patent_app_country] => US
[patent_app_date] => 2020-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16737242
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/737242 | Increased source and drain contact edge width in two-dimensional material field effect transistors by directed self-assembly | Jan 7, 2020 | Issued |
Array
(
[id] => 17668304
[patent_doc_number] => 11362008
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Power semiconductor module embedded in a mold compounded with an opening
[patent_app_type] => utility
[patent_app_number] => 16/737378
[patent_app_country] => US
[patent_app_date] => 2020-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6878
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16737378
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/737378 | Power semiconductor module embedded in a mold compounded with an opening | Jan 7, 2020 | Issued |
Array
(
[id] => 17758114
[patent_doc_number] => 11398413
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Electronic package with multiple electronic components spaced apart by grooves
[patent_app_type] => utility
[patent_app_number] => 16/734612
[patent_app_country] => US
[patent_app_date] => 2020-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2857
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16734612
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/734612 | Electronic package with multiple electronic components spaced apart by grooves | Jan 5, 2020 | Issued |