
Ajay Arora
Examiner (ID: 12666, Phone: (571)272-8347 , Office: P/2892 )
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2892, 2811 |
| Total Applications | 1272 |
| Issued Applications | 1029 |
| Pending Applications | 83 |
| Abandoned Applications | 184 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17818803
[patent_doc_number] => 11424428
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-23
[patent_title] => Organic light emitting display apparatus having a sealing layer
[patent_app_type] => utility
[patent_app_number] => 16/656165
[patent_app_country] => US
[patent_app_date] => 2019-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 12455
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16656165
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/656165 | Organic light emitting display apparatus having a sealing layer | Oct 16, 2019 | Issued |
Array
(
[id] => 18593400
[patent_doc_number] => 11742312
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => Hybrid short circuit failure mode preform for power semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 17/311562
[patent_app_country] => US
[patent_app_date] => 2019-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 7350
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 330
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17311562
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/311562 | Hybrid short circuit failure mode preform for power semiconductor devices | Oct 16, 2019 | Issued |
Array
(
[id] => 17196143
[patent_doc_number] => 11164910
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-02
[patent_title] => Pixel structures with at least two sub-pixels having a same color
[patent_app_type] => utility
[patent_app_number] => 16/598291
[patent_app_country] => US
[patent_app_date] => 2019-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 35
[patent_no_of_words] => 17968
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16598291
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/598291 | Pixel structures with at least two sub-pixels having a same color | Oct 9, 2019 | Issued |
Array
(
[id] => 15462021
[patent_doc_number] => 20200043835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => BASE MATERIAL, MOLD PACKAGE, BASE MATERIAL MANUFACTURING METHOD, AND MOLD PACKAGE MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/596897
[patent_app_country] => US
[patent_app_date] => 2019-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9306
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16596897
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/596897 | Base material, mold package, base material manufacturing method, and mold package manufacturing method | Oct 8, 2019 | Issued |
Array
(
[id] => 17189299
[patent_doc_number] => 20210336184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => DISPLAY PANEL, DISPLAY DEVICE AND METHOD OF FABRICATING SAME
[patent_app_type] => utility
[patent_app_number] => 16/624109
[patent_app_country] => US
[patent_app_date] => 2019-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4481
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16624109
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/624109 | DISPLAY PANEL, DISPLAY DEVICE AND METHOD OF FABRICATING SAME | Oct 7, 2019 | Abandoned |
Array
(
[id] => 16264689
[patent_doc_number] => 10756136
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-08-25
[patent_title] => Display panel and display device
[patent_app_type] => utility
[patent_app_number] => 16/591734
[patent_app_country] => US
[patent_app_date] => 2019-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 6387
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16591734
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/591734 | Display panel and display device | Oct 2, 2019 | Issued |
Array
(
[id] => 16464169
[patent_doc_number] => 10847530
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-24
[patent_title] => Nitride-free spacer or oxide spacer for embedded flash memory
[patent_app_type] => utility
[patent_app_number] => 16/587246
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 19
[patent_no_of_words] => 5455
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16587246
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/587246 | Nitride-free spacer or oxide spacer for embedded flash memory | Sep 29, 2019 | Issued |
Array
(
[id] => 16280274
[patent_doc_number] => 10763315
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Display apparatus including light receiving pixel area
[patent_app_type] => utility
[patent_app_number] => 16/586682
[patent_app_country] => US
[patent_app_date] => 2019-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 11222
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16586682
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/586682 | Display apparatus including light receiving pixel area | Sep 26, 2019 | Issued |
Array
(
[id] => 18548252
[patent_doc_number] => 11721612
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-08
[patent_title] => Semiconductor device with connecting member for electrode and method of manufacturing
[patent_app_type] => utility
[patent_app_number] => 17/279869
[patent_app_country] => US
[patent_app_date] => 2019-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 28
[patent_no_of_words] => 20203
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17279869
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/279869 | Semiconductor device with connecting member for electrode and method of manufacturing | Sep 24, 2019 | Issued |
Array
(
[id] => 16609007
[patent_doc_number] => 10910020
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-02-02
[patent_title] => Three-dimensional memory device containing compact bit line switch circuit and method of making the same
[patent_app_type] => utility
[patent_app_number] => 16/579974
[patent_app_country] => US
[patent_app_date] => 2019-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 55
[patent_no_of_words] => 23599
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16579974
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/579974 | Three-dimensional memory device containing compact bit line switch circuit and method of making the same | Sep 23, 2019 | Issued |
Array
(
[id] => 16425156
[patent_doc_number] => 20200350354
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => SEMICONDUCTOR DEVICES HAVING PAD ISOLATION PATTERN
[patent_app_type] => utility
[patent_app_number] => 16/580024
[patent_app_country] => US
[patent_app_date] => 2019-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6893
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16580024
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/580024 | Semiconductor devices having pad isolation pattern | Sep 23, 2019 | Issued |
Array
(
[id] => 17181367
[patent_doc_number] => 11158616
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Semiconductor package with first and second encapsulants
[patent_app_type] => utility
[patent_app_number] => 16/580011
[patent_app_country] => US
[patent_app_date] => 2019-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 24
[patent_no_of_words] => 13089
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16580011
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/580011 | Semiconductor package with first and second encapsulants | Sep 23, 2019 | Issued |
Array
(
[id] => 15776691
[patent_doc_number] => 20200119363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => BATTERY AND CELL STACK
[patent_app_type] => utility
[patent_app_number] => 16/579841
[patent_app_country] => US
[patent_app_date] => 2019-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11729
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16579841
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/579841 | Battery and cell stack | Sep 23, 2019 | Issued |
Array
(
[id] => 15369925
[patent_doc_number] => 20200020727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => IMAGE SENSOR WITH SHALLOW TRENCH EDGE DOPING
[patent_app_type] => utility
[patent_app_number] => 16/578355
[patent_app_country] => US
[patent_app_date] => 2019-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7691
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16578355
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/578355 | Image sensor with shallow trench edge doping | Sep 21, 2019 | Issued |
Array
(
[id] => 15350897
[patent_doc_number] => 20200013340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => ORGANIC LIGHT-EMITTING DIODE DISPLAY DEVICE AND METHOD OF DRIVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/574827
[patent_app_country] => US
[patent_app_date] => 2019-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5216
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16574827
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/574827 | Organic light-emitting diode display device and method of driving the same | Sep 17, 2019 | Issued |
Array
(
[id] => 15331635
[patent_doc_number] => 20200006147
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => CO-INTEGRATION OF HIGH CARRIER MOBILILTY PFET AND NFET DEVICES ON THE SAME SUBSTRATE USING LOW TEMPERATURE CONDENSATION
[patent_app_type] => utility
[patent_app_number] => 16/564705
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8911
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16564705
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/564705 | Co-integration of high carrier mobility PFET and NFET devices on the same substrate using low temperature condensation | Sep 8, 2019 | Issued |
Array
(
[id] => 15300189
[patent_doc_number] => 20190393230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => INTEGRATED CIRCUIT AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/562850
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18156
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16562850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/562850 | Integrated circuit and method for manufacturing the same | Sep 5, 2019 | Issued |
Array
(
[id] => 15299927
[patent_doc_number] => 20190393099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/562454
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4714
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16562454
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/562454 | Semiconductor device | Sep 5, 2019 | Issued |
Array
(
[id] => 15274955
[patent_doc_number] => 20190386212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-19
[patent_title] => MAGNETORESISTIVE STACK AND METHOD OF FABRICATING SAME
[patent_app_type] => utility
[patent_app_number] => 16/551952
[patent_app_country] => US
[patent_app_date] => 2019-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9523
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16551952
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/551952 | Magnetoresistive stack and method of fabricating same | Aug 26, 2019 | Issued |
Array
(
[id] => 16617265
[patent_doc_number] => 20210035918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/527046
[patent_app_country] => US
[patent_app_date] => 2019-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4243
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16527046
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/527046 | SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF | Jul 30, 2019 | Abandoned |