Ajay Arora

Array ( [id] => 8858487 [patent_doc_number] => 08461022 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-11 [patent_title] => 'Methods and apparatus for aligning a substrate in a process chamber' [patent_app_type] => utility [patent_app_number] => 12/763400 [patent_app_country] => US [patent_app_date] => 2010-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 7590 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12763400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8398284 [patent_doc_number] => 08268668 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-09-18 [patent_title] => 'Destructor integrated circuit chip, interposer electronic device and methods' [patent_app_type] => utility [patent_app_number] => 12/798733 [patent_app_country] => US [patent_app_date] => 2010-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 21 [patent_no_of_words] => 3115 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12798733 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6494396 [patent_doc_number] => 20100259930 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-14 [patent_title] => 'PACKAGE FOR MULTIPLE LIGHT EMITTING DIODES' [patent_app_type] => utility [patent_app_number] => 12/756861 [patent_app_country] => US [patent_app_date] => 2010-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 11004 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0259/20100259930.pdf [firstpage_image] =>[orig_patent_app_number] => 12756861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6481031 [patent_doc_number] => 20100258557 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-14 [patent_title] => 'IMAGE FORMING APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/755015 [patent_app_country] => US [patent_app_date] => 2010-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4954 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0258/20100258557.pdf [firstpage_image] =>[orig_patent_app_number] => 12755015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6418962 [patent_doc_number] => 20100167465 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'MULTIPHASE SYNCHRONOUS BUCK CONVERTER' [patent_app_type] => utility [patent_app_number] => 12/723128 [patent_app_country] => US [patent_app_date] => 2010-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 2869 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20100167465.pdf [firstpage_image] =>[orig_patent_app_number] => 12723128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6413766 [patent_doc_number] => 20100141229 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-10 [patent_title] => 'Semiconductor Device' [patent_app_type] => utility [patent_app_number] => 12/708044 [patent_app_country] => US [patent_app_date] => 2010-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 45 [patent_figures_cnt] => 45 [patent_no_of_words] => 24858 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0141/20100141229.pdf [firstpage_image] =>[orig_patent_app_number] => 12708044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6280247 [patent_doc_number] => 20100155813 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-24 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE HAVING STACK GATE STRUCTURE AND METHOD FOR MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/646009 [patent_app_country] => US [patent_app_date] => 2009-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 12913 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20100155813.pdf [firstpage_image] =>[orig_patent_app_number] => 12646009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6392741 [patent_doc_number] => 20100163958 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'SINGLE-POLY EEPROM CELL AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/646485 [patent_app_country] => US [patent_app_date] => 2009-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1834 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20100163958.pdf [firstpage_image] =>[orig_patent_app_number] => 12646485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6392574 [patent_doc_number] => 20100163922 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'INSULATED GATE SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/645942 [patent_app_country] => US [patent_app_date] => 2009-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5141 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20100163922.pdf [firstpage_image] =>[orig_patent_app_number] => 12645942 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5963170 [patent_doc_number] => 20110147795 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-23 [patent_title] => 'MATERIALS FOR INTERFACING HIGH-K DIELECTRIC LAYERS WITH III-V SEMICONDUCTORS' [patent_app_type] => utility [patent_app_number] => 12/646436 [patent_app_country] => US [patent_app_date] => 2009-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5149 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20110147795.pdf [firstpage_image] =>[orig_patent_app_number] => 12646436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8572221 [patent_doc_number] => 08338871 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-25 [patent_title] => 'Field effect transistor with electric field and space-charge control contact' [patent_app_type] => utility [patent_app_number] => 12/645876 [patent_app_country] => US [patent_app_date] => 2009-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4761 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12645876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4487621 [patent_doc_number] => 07902647 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-08 [patent_title] => 'TAB package connecting host device element' [patent_app_type] => utility [patent_app_number] => 12/627361 [patent_app_country] => US [patent_app_date] => 2009-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 4535 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/902/07902647.pdf [firstpage_image] =>[orig_patent_app_number] => 12627361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7987843 [patent_doc_number] => 08076216 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-13 [patent_title] => 'Methods and apparatus for thinning, testing and singulating a semiconductor wafer' [patent_app_type] => utility [patent_app_number] => 12/617691 [patent_app_country] => US [patent_app_date] => 2009-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 3516 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/076/08076216.pdf [firstpage_image] =>[orig_patent_app_number] => 12617691 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7702880 [patent_doc_number] => 08088634 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-03 [patent_title] => 'Methods of adding pads and one or more interconnect layers to the passivated topside of a wafer including connections to at least a portion of the integrated circuit pads thereon' [patent_app_type] => utility [patent_app_number] => 12/617705 [patent_app_country] => US [patent_app_date] => 2009-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 3563 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/088/08088634.pdf [firstpage_image] =>[orig_patent_app_number] => 12617705 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6575898 [patent_doc_number] => 20100096751 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-22 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/553182 [patent_app_country] => US [patent_app_date] => 2009-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3265 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20100096751.pdf [firstpage_image] =>[orig_patent_app_number] => 12553182 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9428262 [patent_doc_number] => 08704342 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-04-22 [patent_title] => 'Resin sealing type semiconductor device and method of manufacturing the same, and lead frame' [patent_app_type] => utility [patent_app_number] => 12/549762 [patent_app_country] => US [patent_app_date] => 2009-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5180 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12549762 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7741939 [patent_doc_number] => 08106481 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-31 [patent_title] => 'Semiconductor devices with graded dopant regions' [patent_app_type] => utility [patent_app_number] => 12/549283 [patent_app_country] => US [patent_app_date] => 2009-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 2511 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/106/08106481.pdf [firstpage_image] =>[orig_patent_app_number] => 12549283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6358839 [patent_doc_number] => 20100078791 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-01 [patent_title] => 'SEMICONDUCTOR PACKAGE HAVING INK-JET TYPE DAM AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/547662 [patent_app_country] => US [patent_app_date] => 2009-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5108 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0078/20100078791.pdf [firstpage_image] =>[orig_patent_app_number] => 12547662 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6235472 [patent_doc_number] => 20100267176 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-21 [patent_title] => 'LIGHT EMITTING APPARATUS AND FABRICATION METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/545862 [patent_app_country] => US [patent_app_date] => 2009-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5028 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20100267176.pdf [firstpage_image] =>[orig_patent_app_number] => 12545862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8421721 [patent_doc_number] => 08278209 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-02 [patent_title] => 'Method for manufacturing a semiconductor device using a hardmask layer' [patent_app_type] => utility [patent_app_number] => 12/536391 [patent_app_country] => US [patent_app_date] => 2009-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 2876 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12536391 [rel_patent_id] =>[rel_patent_doc_number] =>)