
Ajay Arora
Examiner (ID: 12666, Phone: (571)272-8347 , Office: P/2892 )
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2892, 2811 |
| Total Applications | 1272 |
| Issued Applications | 1029 |
| Pending Applications | 83 |
| Abandoned Applications | 184 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8202835
[patent_doc_number] => 08188528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-29
[patent_title] => 'Structure and method to form EDRAM on SOI substrate'
[patent_app_type] => utility
[patent_app_number] => 12/437242
[patent_app_country] => US
[patent_app_date] => 2009-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 9333
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/188/08188528.pdf
[firstpage_image] =>[orig_patent_app_number] => 12437242
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/437242 | Structure and method to form EDRAM on SOI substrate | May 6, 2009 | Issued |
Array
(
[id] => 6446215
[patent_doc_number] => 20100283123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-11
[patent_title] => 'BIPOLAR JUNCTION TRANSISTOR INTEGRATED WITH PIP CAPACITOR AND METHOD FOR MAKING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/437550
[patent_app_country] => US
[patent_app_date] => 2009-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2999
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20100283123.pdf
[firstpage_image] =>[orig_patent_app_number] => 12437550
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/437550 | Bipolar junction transistor integrated with PIP capacitor and method for making the same | May 6, 2009 | Issued |
Array
(
[id] => 8398896
[patent_doc_number] => 08269278
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-18
[patent_title] => 'Semiconductor device with π-shaped semiconductor conductive layer and method for making the same'
[patent_app_type] => utility
[patent_app_number] => 12/437361
[patent_app_country] => US
[patent_app_date] => 2009-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 25
[patent_no_of_words] => 5913
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12437361
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/437361 | Semiconductor device with π-shaped semiconductor conductive layer and method for making the same | May 6, 2009 | Issued |
Array
(
[id] => 8808340
[patent_doc_number] => 08445994
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-21
[patent_title] => 'Discontinuous thin semiconductor wafer surface features'
[patent_app_type] => utility
[patent_app_number] => 12/437111
[patent_app_country] => US
[patent_app_date] => 2009-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4349
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12437111
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/437111 | Discontinuous thin semiconductor wafer surface features | May 6, 2009 | Issued |
Array
(
[id] => 7703408
[patent_doc_number] => 08089165
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-01-03
[patent_title] => 'Device comprising electrode pad'
[patent_app_type] => utility
[patent_app_number] => 12/430557
[patent_app_country] => US
[patent_app_date] => 2009-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 6056
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/089/08089165.pdf
[firstpage_image] =>[orig_patent_app_number] => 12430557
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/430557 | Device comprising electrode pad | Apr 26, 2009 | Issued |
Array
(
[id] => 5480251
[patent_doc_number] => 20090203208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-13
[patent_title] => 'COPPER ALLOY FOR WIRING, SEMICONDUCTOR DEVICE, METHOD FOR FORMING WIRING, AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/426549
[patent_app_country] => US
[patent_app_date] => 2009-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 12468
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0203/20090203208.pdf
[firstpage_image] =>[orig_patent_app_number] => 12426549
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/426549 | COPPER ALLOY FOR WIRING, SEMICONDUCTOR DEVICE, METHOD FOR FORMING WIRING, AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | Apr 19, 2009 | Abandoned |
Array
(
[id] => 7523023
[patent_doc_number] => 08026179
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-27
[patent_title] => 'Patterning method and integrated circuit structure'
[patent_app_type] => utility
[patent_app_number] => 12/421071
[patent_app_country] => US
[patent_app_date] => 2009-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 3714
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/026/08026179.pdf
[firstpage_image] =>[orig_patent_app_number] => 12421071
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/421071 | Patterning method and integrated circuit structure | Apr 8, 2009 | Issued |
Array
(
[id] => 6145321
[patent_doc_number] => 20110018024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-27
[patent_title] => 'SEMICONDUCTOR LIGHT EMITTING ELEMENT AND ILLUMINATING APPARATUS USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/933749
[patent_app_country] => US
[patent_app_date] => 2009-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10794
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20110018024.pdf
[firstpage_image] =>[orig_patent_app_number] => 12933749
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/933749 | Semiconductor light emitting element and illuminating apparatus using the same | Mar 24, 2009 | Issued |
Array
(
[id] => 5340680
[patent_doc_number] => 20090179330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-16
[patent_title] => 'INTERCONNECT STRUCTURES WITH BOND-PADS AND METHODS OF FORMING BUMP SITES ON BOND-PADS'
[patent_app_type] => utility
[patent_app_number] => 12/409305
[patent_app_country] => US
[patent_app_date] => 2009-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5098
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20090179330.pdf
[firstpage_image] =>[orig_patent_app_number] => 12409305
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/409305 | Interconnect structures with bond-pads and methods of forming bump sites on bond-pads | Mar 22, 2009 | Issued |
Array
(
[id] => 5377434
[patent_doc_number] => 20090189273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-30
[patent_title] => 'MULTIPHASE SYNCHRONOUS BUCK CONVERTER'
[patent_app_type] => utility
[patent_app_number] => 12/405525
[patent_app_country] => US
[patent_app_date] => 2009-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 2923
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20090189273.pdf
[firstpage_image] =>[orig_patent_app_number] => 12405525
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/405525 | Multiphase synchronous buck converter | Mar 16, 2009 | Issued |
Array
(
[id] => 8625123
[patent_doc_number] => 08357617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-22
[patent_title] => 'Method of patterning a metal gate of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/371672
[patent_app_country] => US
[patent_app_date] => 2009-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 18
[patent_no_of_words] => 6699
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12371672
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/371672 | Method of patterning a metal gate of semiconductor device | Feb 15, 2009 | Issued |
Array
(
[id] => 221385
[patent_doc_number] => 07608931
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-10-27
[patent_title] => 'Interconnect array formed at least in part with repeated application of an interconnect pattern'
[patent_app_type] => utility
[patent_app_number] => 12/364262
[patent_app_country] => US
[patent_app_date] => 2009-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 5871
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/608/07608931.pdf
[firstpage_image] =>[orig_patent_app_number] => 12364262
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/364262 | Interconnect array formed at least in part with repeated application of an interconnect pattern | Feb 1, 2009 | Issued |
Array
(
[id] => 4485535
[patent_doc_number] => 07883917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-08
[patent_title] => 'Semiconductor device with bonding pad'
[patent_app_type] => utility
[patent_app_number] => 12/354171
[patent_app_country] => US
[patent_app_date] => 2009-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3524
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/883/07883917.pdf
[firstpage_image] =>[orig_patent_app_number] => 12354171
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/354171 | Semiconductor device with bonding pad | Jan 14, 2009 | Issued |
Array
(
[id] => 4433606
[patent_doc_number] => 07969019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-28
[patent_title] => 'Module with stacked semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 12/349809
[patent_app_country] => US
[patent_app_date] => 2009-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 5490
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 303
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/969/07969019.pdf
[firstpage_image] =>[orig_patent_app_number] => 12349809
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/349809 | Module with stacked semiconductor devices | Jan 6, 2009 | Issued |
Array
(
[id] => 4608743
[patent_doc_number] => 07993975
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-09
[patent_title] => 'Method of manufacturing semiconductor device including mounting and dicing chips'
[patent_app_type] => utility
[patent_app_number] => 12/314895
[patent_app_country] => US
[patent_app_date] => 2008-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 33
[patent_no_of_words] => 8903
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/993/07993975.pdf
[firstpage_image] =>[orig_patent_app_number] => 12314895
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/314895 | Method of manufacturing semiconductor device including mounting and dicing chips | Dec 17, 2008 | Issued |
Array
(
[id] => 4477067
[patent_doc_number] => 07868379
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-11
[patent_title] => 'Electronic device including a trench and a conductive structure therein'
[patent_app_type] => utility
[patent_app_number] => 12/337234
[patent_app_country] => US
[patent_app_date] => 2008-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 9756
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/868/07868379.pdf
[firstpage_image] =>[orig_patent_app_number] => 12337234
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/337234 | Electronic device including a trench and a conductive structure therein | Dec 16, 2008 | Issued |
Array
(
[id] => 6427281
[patent_doc_number] => 20100151646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => 'PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A TRENCH AND A CONDUCTIVE STRUCTURE THEREIN'
[patent_app_type] => utility
[patent_app_number] => 12/337271
[patent_app_country] => US
[patent_app_date] => 2008-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10074
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20100151646.pdf
[firstpage_image] =>[orig_patent_app_number] => 12337271
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/337271 | Process of forming an electronic device including a trench and a conductive structure therein | Dec 16, 2008 | Issued |
Array
(
[id] => 6427566
[patent_doc_number] => 20100151676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => 'DENSIFICATION PROCESS FOR TITANIUM NITRIDE LAYER FOR SUBMICRON APPLICATIONS'
[patent_app_type] => utility
[patent_app_number] => 12/335582
[patent_app_country] => US
[patent_app_date] => 2008-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6355
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20100151676.pdf
[firstpage_image] =>[orig_patent_app_number] => 12335582
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/335582 | DENSIFICATION PROCESS FOR TITANIUM NITRIDE LAYER FOR SUBMICRON APPLICATIONS | Dec 15, 2008 | Abandoned |
Array
(
[id] => 6428771
[patent_doc_number] => 20100143125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-10
[patent_title] => 'Fan air flow measurement system'
[patent_app_type] => utility
[patent_app_number] => 12/316175
[patent_app_country] => US
[patent_app_date] => 2008-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4449
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0143/20100143125.pdf
[firstpage_image] =>[orig_patent_app_number] => 12316175
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/316175 | Fan air flow measurement system | Dec 9, 2008 | Issued |
Array
(
[id] => 5434801
[patent_doc_number] => 20090169387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'FAN ASSEMBLY'
[patent_app_type] => utility
[patent_app_number] => 12/327039
[patent_app_country] => US
[patent_app_date] => 2008-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5319
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20090169387.pdf
[firstpage_image] =>[orig_patent_app_number] => 12327039
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/327039 | Fan assembly having reduced vibration | Dec 2, 2008 | Issued |