
Ajay Arora
Examiner (ID: 12666, Phone: (571)272-8347 , Office: P/2892 )
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2892, 2811 |
| Total Applications | 1272 |
| Issued Applications | 1029 |
| Pending Applications | 83 |
| Abandoned Applications | 184 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8339066
[patent_doc_number] => 08240987
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-14
[patent_title] => 'Gas turbine engine systems involving baffle assemblies'
[patent_app_type] => utility
[patent_app_number] => 12/192362
[patent_app_country] => US
[patent_app_date] => 2008-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2048
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12192362
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/192362 | Gas turbine engine systems involving baffle assemblies | Aug 14, 2008 | Issued |
Array
(
[id] => 5432296
[patent_doc_number] => 20090166882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'METHOD FOR FORMING METAL LINE IN SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/192071
[patent_app_country] => US
[patent_app_date] => 2008-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1579
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20090166882.pdf
[firstpage_image] =>[orig_patent_app_number] => 12192071
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/192071 | METHOD FOR FORMING METAL LINE IN SEMICONDUCTOR DEVICE | Aug 13, 2008 | Abandoned |
Array
(
[id] => 5278702
[patent_doc_number] => 20090130834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-21
[patent_title] => 'METHODS OF FORMING IMPURITY CONTAINING INSULATING FILMS AND FLASH MEMORY DEVICES INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/188482
[patent_app_country] => US
[patent_app_date] => 2008-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 10822
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0130/20090130834.pdf
[firstpage_image] =>[orig_patent_app_number] => 12188482
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/188482 | Methods of forming impurity containing insulating films and flash memory devices including the same | Aug 7, 2008 | Issued |
Array
(
[id] => 7723483
[patent_doc_number] => 08096751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-01-17
[patent_title] => 'Turbine engine component with cooling passages'
[patent_app_type] => utility
[patent_app_number] => 12/183168
[patent_app_country] => US
[patent_app_date] => 2008-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 4019
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/096/08096751.pdf
[firstpage_image] =>[orig_patent_app_number] => 12183168
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/183168 | Turbine engine component with cooling passages | Jul 30, 2008 | Issued |
Array
(
[id] => 4792256
[patent_doc_number] => 20080293230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-27
[patent_title] => 'METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/183919
[patent_app_country] => US
[patent_app_date] => 2008-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5567
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0293/20080293230.pdf
[firstpage_image] =>[orig_patent_app_number] => 12183919
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/183919 | METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE | Jul 30, 2008 | Abandoned |
Array
(
[id] => 6574219
[patent_doc_number] => 20100047066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-25
[patent_title] => 'EXTERNAL FAN DUCT CASING IN A TURBOMACHINE'
[patent_app_type] => utility
[patent_app_number] => 12/177369
[patent_app_country] => US
[patent_app_date] => 2008-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2589
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20100047066.pdf
[firstpage_image] =>[orig_patent_app_number] => 12177369
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/177369 | External fan duct casing in a turbomachine | Jul 21, 2008 | Issued |
Array
(
[id] => 8350973
[patent_doc_number] => 08246297
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-21
[patent_title] => 'Shroud segment cooling configuration'
[patent_app_type] => utility
[patent_app_number] => 12/176529
[patent_app_country] => US
[patent_app_date] => 2008-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2299
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12176529
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/176529 | Shroud segment cooling configuration | Jul 20, 2008 | Issued |
Array
(
[id] => 4599391
[patent_doc_number] => 07977162
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-12
[patent_title] => 'Semiconductor device, method for the same, and heat radiator'
[patent_app_type] => utility
[patent_app_number] => 12/170072
[patent_app_country] => US
[patent_app_date] => 2008-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 3040
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/977/07977162.pdf
[firstpage_image] =>[orig_patent_app_number] => 12170072
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/170072 | Semiconductor device, method for the same, and heat radiator | Jul 8, 2008 | Issued |
Array
(
[id] => 5551
[patent_doc_number] => 07812439
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-12
[patent_title] => 'Semiconductor package with reduced length interconnect and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/169072
[patent_app_country] => US
[patent_app_date] => 2008-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 7695
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/812/07812439.pdf
[firstpage_image] =>[orig_patent_app_number] => 12169072
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/169072 | Semiconductor package with reduced length interconnect and manufacturing method thereof | Jul 7, 2008 | Issued |
Array
(
[id] => 5461752
[patent_doc_number] => 20090321952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'WIRE ON WIRE STITCH BONDING IN A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/165391
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5119
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0321/20090321952.pdf
[firstpage_image] =>[orig_patent_app_number] => 12165391
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/165391 | WIRE ON WIRE STITCH BONDING IN A SEMICONDUCTOR DEVICE | Jun 29, 2008 | Abandoned |
Array
(
[id] => 5296611
[patent_doc_number] => 20090011537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-08
[patent_title] => 'Semiconductor device and method for manufacturing same'
[patent_app_type] => utility
[patent_app_number] => 12/213918
[patent_app_country] => US
[patent_app_date] => 2008-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 12722
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20090011537.pdf
[firstpage_image] =>[orig_patent_app_number] => 12213918
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/213918 | Semiconductor device and method for manufacturing same | Jun 25, 2008 | Abandoned |
Array
(
[id] => 5268624
[patent_doc_number] => 20090072399
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-19
[patent_title] => ' SEMICONDUCTOR MOUNTING BONDING WIRE'
[patent_app_type] => utility
[patent_app_number] => 12/146792
[patent_app_country] => US
[patent_app_date] => 2008-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 12692
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0072/20090072399.pdf
[firstpage_image] =>[orig_patent_app_number] => 12146792
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/146792 | Semiconductor mounting bonding wire | Jun 25, 2008 | Issued |
Array
(
[id] => 5461713
[patent_doc_number] => 20090321913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'INTEGRATED CIRCUIT PACKAGE SYSTEM WITH LOCKING TERMINAL'
[patent_app_type] => utility
[patent_app_number] => 12/146192
[patent_app_country] => US
[patent_app_date] => 2008-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10326
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0321/20090321913.pdf
[firstpage_image] =>[orig_patent_app_number] => 12146192
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/146192 | Integrated circuit package system with locking terminal | Jun 24, 2008 | Issued |
Array
(
[id] => 4506826
[patent_doc_number] => 07915097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-29
[patent_title] => 'Electronic module with conductivity transformation region, method of manufacture and applications thereof'
[patent_app_type] => utility
[patent_app_number] => 12/155671
[patent_app_country] => US
[patent_app_date] => 2008-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 4734
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/915/07915097.pdf
[firstpage_image] =>[orig_patent_app_number] => 12155671
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/155671 | Electronic module with conductivity transformation region, method of manufacture and applications thereof | Jun 5, 2008 | Issued |
Array
(
[id] => 7545378
[patent_doc_number] => 08053349
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-08
[patent_title] => 'BGA package with traces for plating pads under the chip'
[patent_app_type] => utility
[patent_app_number] => 12/124305
[patent_app_country] => US
[patent_app_date] => 2008-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 5222
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/053/08053349.pdf
[firstpage_image] =>[orig_patent_app_number] => 12124305
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/124305 | BGA package with traces for plating pads under the chip | May 20, 2008 | Issued |
Array
(
[id] => 5488291
[patent_doc_number] => 20090289362
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-26
[patent_title] => 'Low Inductance Ball Grid Array Device Having Chip Bumps on Substrate Vias'
[patent_app_type] => utility
[patent_app_number] => 12/124292
[patent_app_country] => US
[patent_app_date] => 2008-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6324
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20090289362.pdf
[firstpage_image] =>[orig_patent_app_number] => 12124292
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/124292 | Low Inductance Ball Grid Array Device Having Chip Bumps on Substrate Vias | May 20, 2008 | Abandoned |
Array
(
[id] => 5549884
[patent_doc_number] => 20090283870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-19
[patent_title] => 'Semiconductor Device and Method of Conforming Conductive Vias Between Insulating Layers in Saw Streets'
[patent_app_type] => utility
[patent_app_number] => 12/121682
[patent_app_country] => US
[patent_app_date] => 2008-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4738
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20090283870.pdf
[firstpage_image] =>[orig_patent_app_number] => 12121682
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/121682 | Semiconductor device and method of conforming conductive vias between insulating layers in saw streets | May 14, 2008 | Issued |
Array
(
[id] => 5499370
[patent_doc_number] => 20090160058
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-25
[patent_title] => 'Structure and process for the formation of TSVs'
[patent_app_type] => utility
[patent_app_number] => 12/152381
[patent_app_country] => US
[patent_app_date] => 2008-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3758
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0160/20090160058.pdf
[firstpage_image] =>[orig_patent_app_number] => 12152381
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/152381 | Structure and process for the formation of TSVs | May 13, 2008 | Issued |
Array
(
[id] => 5483310
[patent_doc_number] => 20090273075
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-05
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING OF THE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/115191
[patent_app_country] => US
[patent_app_date] => 2008-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8519
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20090273075.pdf
[firstpage_image] =>[orig_patent_app_number] => 12115191
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/115191 | Semiconductor device package interconnections | May 4, 2008 | Issued |
Array
(
[id] => 8630544
[patent_doc_number] => 08362617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-29
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/113282
[patent_app_country] => US
[patent_app_date] => 2008-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 4312
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12113282
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/113282 | Semiconductor device | Apr 30, 2008 | Issued |