
Ajay Ojha
Examiner (ID: 1496, Phone: (571)272-8936 , Office: P/2824 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2898, 2824 |
| Total Applications | 997 |
| Issued Applications | 901 |
| Pending Applications | 32 |
| Abandoned Applications | 76 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19500519
[patent_doc_number] => 20240339537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => THIN-SHEET FINFET DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/744888
[patent_app_country] => US
[patent_app_date] => 2024-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13881
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18744888
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/744888 | THIN-SHEET FINFET DEVICE | Jun 16, 2024 | Pending |
Array
(
[id] => 19500519
[patent_doc_number] => 20240339537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => THIN-SHEET FINFET DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/744888
[patent_app_country] => US
[patent_app_date] => 2024-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13881
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18744888
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/744888 | THIN-SHEET FINFET DEVICE | Jun 16, 2024 | Pending |
Array
(
[id] => 19484256
[patent_doc_number] => 20240332298
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => METHOD FOR FORMING SOURCE/DRAIN CONTACTS
[patent_app_type] => utility
[patent_app_number] => 18/738649
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9493
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738649
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738649 | METHOD FOR FORMING SOURCE/DRAIN CONTACTS | Jun 9, 2024 | Pending |
Array
(
[id] => 19484256
[patent_doc_number] => 20240332298
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => METHOD FOR FORMING SOURCE/DRAIN CONTACTS
[patent_app_type] => utility
[patent_app_number] => 18/738649
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9493
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738649
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738649 | METHOD FOR FORMING SOURCE/DRAIN CONTACTS | Jun 9, 2024 | Pending |
Array
(
[id] => 19321467
[patent_doc_number] => 20240243014
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => ELECTRONIC DEVICE INCLUDING A POLYMER SUPPORT LAYER
[patent_app_type] => utility
[patent_app_number] => 18/619594
[patent_app_country] => US
[patent_app_date] => 2024-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12364
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18619594
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/619594 | ELECTRONIC DEVICE INCLUDING A POLYMER SUPPORT LAYER | Mar 27, 2024 | Pending |
Array
(
[id] => 19288339
[patent_doc_number] => 20240224822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => RRAM STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/603313
[patent_app_country] => US
[patent_app_date] => 2024-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8506
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18603313
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/603313 | RRAM structure | Mar 12, 2024 | Issued |
Array
(
[id] => 19957394
[patent_doc_number] => 12327813
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-10
[patent_title] => Logic drive based on multichip package using interconnection bridge
[patent_app_type] => utility
[patent_app_number] => 18/600711
[patent_app_country] => US
[patent_app_date] => 2024-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 70
[patent_no_of_words] => 81281
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 351
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18600711
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/600711 | Logic drive based on multichip package using interconnection bridge | Mar 8, 2024 | Issued |
Array
(
[id] => 19221743
[patent_doc_number] => 20240186447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => METHOD OF MANUFACTURING A LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/439378
[patent_app_country] => US
[patent_app_date] => 2024-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6635
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18439378
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/439378 | METHOD OF MANUFACTURING A LIGHT-EMITTING DEVICE | Feb 11, 2024 | Abandoned |
Array
(
[id] => 19071300
[patent_doc_number] => 20240105726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => TIE OFF DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/517938
[patent_app_country] => US
[patent_app_date] => 2023-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9381
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18517938
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/517938 | TIE OFF DEVICE | Nov 21, 2023 | Issued |
Array
(
[id] => 18897554
[patent_doc_number] => 20240013039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => SYSTEM-ON-CHIP FOR ARTIFICIAL NEURAL NETWORK BEING OPERATED ACCORDING TO DYNAMICALLY CALIBRATED PHASE OF CLOCK SIGNAL
[patent_app_type] => utility
[patent_app_number] => 18/473777
[patent_app_country] => US
[patent_app_date] => 2023-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14952
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18473777
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/473777 | System-on-chip for artificial neural network being operated according to dynamically calibrated phase of clock signal | Sep 24, 2023 | Issued |
Array
(
[id] => 18898620
[patent_doc_number] => 20240014105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/472239
[patent_app_country] => US
[patent_app_date] => 2023-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8008
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18472239
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/472239 | SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME | Sep 21, 2023 | Issued |
Array
(
[id] => 20191232
[patent_doc_number] => 12402371
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-26
[patent_title] => Method for manufacturing semiconductor device with deeply depleted channel
[patent_app_type] => utility
[patent_app_number] => 18/370883
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 1108
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18370883
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/370883 | Method for manufacturing semiconductor device with deeply depleted channel | Sep 20, 2023 | Issued |
Array
(
[id] => 18900500
[patent_doc_number] => 20240015985
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => SEMICONDUCTOR CHIP
[patent_app_type] => utility
[patent_app_number] => 18/471316
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9477
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18471316
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/471316 | SEMICONDUCTOR CHIP | Sep 20, 2023 | Pending |
Array
(
[id] => 18900500
[patent_doc_number] => 20240015985
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => SEMICONDUCTOR CHIP
[patent_app_type] => utility
[patent_app_number] => 18/471316
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9477
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18471316
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/471316 | SEMICONDUCTOR CHIP | Sep 20, 2023 | Pending |
Array
(
[id] => 20191232
[patent_doc_number] => 12402371
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-26
[patent_title] => Method for manufacturing semiconductor device with deeply depleted channel
[patent_app_type] => utility
[patent_app_number] => 18/370883
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 1108
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18370883
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/370883 | Method for manufacturing semiconductor device with deeply depleted channel | Sep 20, 2023 | Issued |
Array
(
[id] => 18848844
[patent_doc_number] => 20230411248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING A THROUGH SILICON VIA STRUCTURE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/461347
[patent_app_country] => US
[patent_app_date] => 2023-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6459
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18461347
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/461347 | Semiconductor device including a through silicon via structure and method of fabricating the same | Sep 4, 2023 | Issued |
Array
(
[id] => 18848845
[patent_doc_number] => 20230411249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING A THROUGH SILICON VIA STRUCTURE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/461373
[patent_app_country] => US
[patent_app_date] => 2023-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6522
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18461373
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/461373 | Semiconductor device including a through silicon via structure and method of fabricating the same | Sep 4, 2023 | Issued |
Array
(
[id] => 18848844
[patent_doc_number] => 20230411248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING A THROUGH SILICON VIA STRUCTURE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/461347
[patent_app_country] => US
[patent_app_date] => 2023-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6459
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18461347
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/461347 | Semiconductor device including a through silicon via structure and method of fabricating the same | Sep 4, 2023 | Issued |
Array
(
[id] => 19370323
[patent_doc_number] => 12062413
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-08-13
[patent_title] => Signal receiver with skew-tolerant strobe gating
[patent_app_type] => utility
[patent_app_number] => 18/234288
[patent_app_country] => US
[patent_app_date] => 2023-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 8478
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18234288
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/234288 | Signal receiver with skew-tolerant strobe gating | Aug 14, 2023 | Issued |
Array
(
[id] => 18812604
[patent_doc_number] => 20230386941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => MANUFACTURING PROCESS WITH ATOMIC LEVEL INSPECTION
[patent_app_type] => utility
[patent_app_number] => 18/359206
[patent_app_country] => US
[patent_app_date] => 2023-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6901
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18359206
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/359206 | Manufacturing process with atomic level inspection | Jul 25, 2023 | Issued |