
Alan D. Diamond
Examiner (ID: 5380, Phone: (571)272-1338 , Office: P/3991 )
| Most Active Art Unit | 1753 |
| Art Unit(s) | 1751, 1629, 3991, 1111, 1753, 1736 |
| Total Applications | 2039 |
| Issued Applications | 1465 |
| Pending Applications | 300 |
| Abandoned Applications | 284 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8410230
[patent_doc_number] => 08273626
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-25
[patent_title] => 'Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication'
[patent_app_type] => utility
[patent_app_number] => 12/893753
[patent_app_country] => US
[patent_app_date] => 2010-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 27
[patent_no_of_words] => 10697
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12893753
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/893753 | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication | Sep 28, 2010 | Issued |
Array
(
[id] => 7518847
[patent_doc_number] => 07972948
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-05
[patent_title] => 'Method for forming bit lines for semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 12/880541
[patent_app_country] => US
[patent_app_date] => 2010-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4418
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/972/07972948.pdf
[firstpage_image] =>[orig_patent_app_number] => 12880541
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/880541 | Method for forming bit lines for semiconductor devices | Sep 12, 2010 | Issued |
Array
(
[id] => 6609620
[patent_doc_number] => 20100323467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-23
[patent_title] => 'FORCE INPUT CONTROL DEVICE AND METHOD OF FABRICATION'
[patent_app_type] => utility
[patent_app_number] => 12/873184
[patent_app_country] => US
[patent_app_date] => 2010-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 12514
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0323/20100323467.pdf
[firstpage_image] =>[orig_patent_app_number] => 12873184
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/873184 | Force input control device and method of fabrication | Aug 30, 2010 | Issued |
Array
(
[id] => 6038991
[patent_doc_number] => 20110092040
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-21
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/871044
[patent_app_country] => US
[patent_app_date] => 2010-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7000
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0092/20110092040.pdf
[firstpage_image] =>[orig_patent_app_number] => 12871044
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/871044 | Semiconductor device and method for fabricating the same | Aug 29, 2010 | Issued |
Array
(
[id] => 8200596
[patent_doc_number] => 08187912
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-29
[patent_title] => 'Methods of forming an anisotropic conductive layer as a back contact in thin film photovoltaic devices'
[patent_app_type] => utility
[patent_app_number] => 12/870092
[patent_app_country] => US
[patent_app_date] => 2010-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6788
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/187/08187912.pdf
[firstpage_image] =>[orig_patent_app_number] => 12870092
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/870092 | Methods of forming an anisotropic conductive layer as a back contact in thin film photovoltaic devices | Aug 26, 2010 | Issued |
Array
(
[id] => 8560497
[patent_doc_number] => 08334562
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-18
[patent_title] => 'Memory device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 12/805962
[patent_app_country] => US
[patent_app_date] => 2010-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 42
[patent_no_of_words] => 10758
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12805962
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/805962 | Memory device and method of fabricating the same | Aug 25, 2010 | Issued |
Array
(
[id] => 8725438
[patent_doc_number] => 08404553
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-26
[patent_title] => 'Disturb-resistant non-volatile memory device and method'
[patent_app_type] => utility
[patent_app_number] => 12/861666
[patent_app_country] => US
[patent_app_date] => 2010-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 3801
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12861666
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/861666 | Disturb-resistant non-volatile memory device and method | Aug 22, 2010 | Issued |
Array
(
[id] => 8270230
[patent_doc_number] => 08211733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-03
[patent_title] => 'Solid-state imaging device and electronic device'
[patent_app_type] => utility
[patent_app_number] => 12/854627
[patent_app_country] => US
[patent_app_date] => 2010-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 64
[patent_no_of_words] => 10495
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 352
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12854627
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/854627 | Solid-state imaging device and electronic device | Aug 10, 2010 | Issued |
Array
(
[id] => 6419705
[patent_doc_number] => 20100277192
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-04
[patent_title] => 'MANUFACTORING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/839668
[patent_app_country] => US
[patent_app_date] => 2010-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 13236
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0277/20100277192.pdf
[firstpage_image] =>[orig_patent_app_number] => 12839668
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/839668 | Manufacturing method of semiconductor integrated circuit device | Jul 19, 2010 | Issued |
Array
(
[id] => 6417170
[patent_doc_number] => 20100276763
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-04
[patent_title] => 'LGA SUBSTRATE AND METHOD OF MAKING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/836829
[patent_app_country] => US
[patent_app_date] => 2010-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3427
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0276/20100276763.pdf
[firstpage_image] =>[orig_patent_app_number] => 12836829
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/836829 | LGA SUBSTRATE AND METHOD OF MAKING SAME | Jul 14, 2010 | Abandoned |
Array
(
[id] => 8621705
[patent_doc_number] => 08354619
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-15
[patent_title] => 'Method of fabricating an electric wire having a PTFE-based sheath, said electric wire, and a corresponding lubricant evaporation and sintering line'
[patent_app_type] => utility
[patent_app_number] => 12/834668
[patent_app_country] => US
[patent_app_date] => 2010-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 5585
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12834668
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/834668 | Method of fabricating an electric wire having a PTFE-based sheath, said electric wire, and a corresponding lubricant evaporation and sintering line | Jul 11, 2010 | Issued |
Array
(
[id] => 6532709
[patent_doc_number] => 20100270548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-28
[patent_title] => 'Semiconductor element and method of making same'
[patent_app_type] => utility
[patent_app_number] => 12/801974
[patent_app_country] => US
[patent_app_date] => 2010-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7674
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0270/20100270548.pdf
[firstpage_image] =>[orig_patent_app_number] => 12801974
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/801974 | Semiconductor element and method of making same | Jul 5, 2010 | Abandoned |
Array
(
[id] => 8643059
[patent_doc_number] => 08368048
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-05
[patent_title] => 'Nanostructured layers, methods of making nanostructured layers, and application thereof'
[patent_app_type] => utility
[patent_app_number] => 12/826860
[patent_app_country] => US
[patent_app_date] => 2010-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4578
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12826860
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/826860 | Nanostructured layers, methods of making nanostructured layers, and application thereof | Jun 29, 2010 | Issued |
Array
(
[id] => 4522994
[patent_doc_number] => 07951642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-31
[patent_title] => 'Diamond-like carbon electronic devices and methods of manufacture'
[patent_app_type] => utility
[patent_app_number] => 12/826502
[patent_app_country] => US
[patent_app_date] => 2010-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 9037
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/951/07951642.pdf
[firstpage_image] =>[orig_patent_app_number] => 12826502
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/826502 | Diamond-like carbon electronic devices and methods of manufacture | Jun 28, 2010 | Issued |
Array
(
[id] => 8250488
[patent_doc_number] => 20120154812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-21
[patent_title] => 'CMOS MOEMS SENSOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/378234
[patent_app_country] => US
[patent_app_date] => 2010-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6537
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0154/20120154812.pdf
[firstpage_image] =>[orig_patent_app_number] => 13378234
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/378234 | CMOS MOEMS sensor device | Jun 14, 2010 | Issued |
Array
(
[id] => 7577298
[patent_doc_number] => 20110291180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-01
[patent_title] => 'ANGLED ION IMPLANTATION IN A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/787101
[patent_app_country] => US
[patent_app_date] => 2010-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4705
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0291/20110291180.pdf
[firstpage_image] =>[orig_patent_app_number] => 12787101
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/787101 | Angled ion implantation in a semiconductor device | May 24, 2010 | Issued |
Array
(
[id] => 7706387
[patent_doc_number] => 20120001164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-05
[patent_title] => 'ORGANIC ELECTRONIC DEVICE WITH ELECTRON TUNNELING LAYER'
[patent_app_type] => utility
[patent_app_number] => 13/256289
[patent_app_country] => US
[patent_app_date] => 2010-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5291
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13256289
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/256289 | ORGANIC ELECTRONIC DEVICE WITH ELECTRON TUNNELING LAYER | May 10, 2010 | Abandoned |
Array
(
[id] => 6507144
[patent_doc_number] => 20100202091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-12
[patent_title] => 'SEMICONDUCTOR DIODE STRUCTURE OPERATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/765950
[patent_app_country] => US
[patent_app_date] => 2010-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4304
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0202/20100202091.pdf
[firstpage_image] =>[orig_patent_app_number] => 12765950
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/765950 | Semiconductor diode structure operation method | Apr 22, 2010 | Issued |
Array
(
[id] => 4441820
[patent_doc_number] => 07927925
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-19
[patent_title] => 'Electronic packages with fine particle wetting and non-wetting zones'
[patent_app_type] => utility
[patent_app_number] => 12/756380
[patent_app_country] => US
[patent_app_date] => 2010-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1789
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/927/07927925.pdf
[firstpage_image] =>[orig_patent_app_number] => 12756380
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/756380 | Electronic packages with fine particle wetting and non-wetting zones | Apr 7, 2010 | Issued |
Array
(
[id] => 7480989
[patent_doc_number] => 20110233748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-29
[patent_title] => 'INTEGRATED CIRCUIT PACKAGING SYSTEM WITH INTERCONNECT AND METHOD OF MANUFACTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/731045
[patent_app_country] => US
[patent_app_date] => 2010-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6163
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20110233748.pdf
[firstpage_image] =>[orig_patent_app_number] => 12731045
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/731045 | Integrated circuit packaging system with interconnect and method of manufacture thereof | Mar 23, 2010 | Issued |