Albert C. Wang

Array ( [id] => 6104989 [patent_doc_number] => 20110167252 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-07 [patent_title] => 'Separate power island for high performance processor that reboots to second boot sector' [patent_app_type] => utility [patent_app_number] => 13/051402 [patent_app_country] => US [patent_app_date] => 2011-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6061 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20110167252.pdf [firstpage_image] =>[orig_patent_app_number] => 13051402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6104991 [patent_doc_number] => 20110167253 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-07 [patent_title] => 'Multi-processor systems and methods thereof' [patent_app_type] => utility [patent_app_number] => 13/064200 [patent_app_country] => US [patent_app_date] => 2011-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4071 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20110167253.pdf [firstpage_image] =>[orig_patent_app_number] => 13064200 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8472725 [patent_doc_number] => 08301918 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-30 [patent_title] => 'Intelligent power over ethernet power management for personal computing devices in enterprise environments' [patent_app_type] => utility [patent_app_number] => 13/022143 [patent_app_country] => US [patent_app_date] => 2011-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7125 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13022143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6057473 [patent_doc_number] => 20110113276 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-12 [patent_title] => 'Physical Separation and Recognition Mechanism for a Switch and a Power Supply for Power Over Ethernet (POE) in Enterprise Environments' [patent_app_type] => utility [patent_app_number] => 13/007084 [patent_app_country] => US [patent_app_date] => 2011-01-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7723 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0113/20110113276.pdf [firstpage_image] =>[orig_patent_app_number] => 13007084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8449142 [patent_doc_number] => 08291210 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-16 [patent_title] => 'Methods of booting application processors from external devices' [patent_app_type] => utility [patent_app_number] => 12/986264 [patent_app_country] => US [patent_app_date] => 2011-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5367 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12986264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5990696 [patent_doc_number] => 20110099406 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-28 [patent_title] => 'LOGICAL BATTERY PARTITIONS' [patent_app_type] => utility [patent_app_number] => 12/982162 [patent_app_country] => US [patent_app_date] => 2010-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4546 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0099/20110099406.pdf [firstpage_image] =>[orig_patent_app_number] => 12982162 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8693161 [patent_doc_number] => 08392697 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-03-05 [patent_title] => 'BIOS configuration and management' [patent_app_type] => utility [patent_app_number] => 12/977474 [patent_app_country] => US [patent_app_date] => 2010-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8396 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12977474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8752135 [patent_doc_number] => 08417979 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-09 [patent_title] => 'Method and system for progressive power reduction of inactive device while maintaining ready status with host' [patent_app_type] => utility [patent_app_number] => 12/978376 [patent_app_country] => US [patent_app_date] => 2010-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4195 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12978376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10890611 [patent_doc_number] => 08914624 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-12-16 [patent_title] => 'Changing the reset state of a processor' [patent_app_type] => utility [patent_app_number] => 12/976263 [patent_app_country] => US [patent_app_date] => 2010-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3081 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12976263 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8645668 [patent_doc_number] => 08370667 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-05 [patent_title] => 'System context saving based on compression/decompression time' [patent_app_type] => utility [patent_app_number] => 12/976514 [patent_app_country] => US [patent_app_date] => 2010-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3717 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12976514 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6166540 [patent_doc_number] => 20110161691 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-30 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT AND CONTROL METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/976377 [patent_app_country] => US [patent_app_date] => 2010-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 12746 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20110161691.pdf [firstpage_image] =>[orig_patent_app_number] => 12976377 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8143385 [patent_doc_number] => 20120096250 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-04-19 [patent_title] => 'PORT THROTTLING ACROSS AN OPERATING SYSTEM RESTART DURING A HOT UPGRADE' [patent_app_type] => utility [patent_app_number] => 12/903783 [patent_app_country] => US [patent_app_date] => 2010-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6980 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20120096250.pdf [firstpage_image] =>[orig_patent_app_number] => 12903783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8143407 [patent_doc_number] => 20120096251 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-04-19 [patent_title] => 'MEMORY TAGGING AND PRESERVATION DURING A HOT UPGRADE' [patent_app_type] => utility [patent_app_number] => 12/903826 [patent_app_country] => US [patent_app_date] => 2010-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4615 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20120096251.pdf [firstpage_image] =>[orig_patent_app_number] => 12903826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8303158 [patent_doc_number] => 20120185720 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-07-19 [patent_title] => 'POWER SUPPLY START-UP MECHANISM, APPARATUS, AND METHOD FOR CONTROLLING ACTIVATION OF POWER SUPPLY CIRCUITS' [patent_app_type] => utility [patent_app_number] => 13/395287 [patent_app_country] => US [patent_app_date] => 2010-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2100 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13395287 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6036954 [patent_doc_number] => 20110090003 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-21 [patent_title] => 'Control Module for Controlling Electro-phoretic Display Integrated Circuit and Method thereof' [patent_app_type] => utility [patent_app_number] => 12/884168 [patent_app_country] => US [patent_app_date] => 2010-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4378 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20110090003.pdf [firstpage_image] =>[orig_patent_app_number] => 12884168 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10009395 [patent_doc_number] => 09052915 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-06-09 [patent_title] => 'Booting a machine using thermal credits to adjust operating speed of a component' [patent_app_type] => utility [patent_app_number] => 13/822630 [patent_app_country] => US [patent_app_date] => 2010-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 7907 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13822630 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8580895 [patent_doc_number] => 08347126 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-01 [patent_title] => 'Current limiting and averaging circuit and peripheral device and computer system using the same' [patent_app_type] => utility [patent_app_number] => 12/874127 [patent_app_country] => US [patent_app_date] => 2010-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2322 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 268 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12874127 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7792960 [patent_doc_number] => 20120054516 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-01 [patent_title] => 'EFFICIENT STORAGE POWER MANAGEMENT' [patent_app_type] => utility [patent_app_number] => 12/873929 [patent_app_country] => US [patent_app_date] => 2010-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8509 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20120054516.pdf [firstpage_image] =>[orig_patent_app_number] => 12873929 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9169824 [patent_doc_number] => 08595517 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-26 [patent_title] => 'Thermal management of a mobile device with ventless housing' [patent_app_type] => utility [patent_app_number] => 12/873541 [patent_app_country] => US [patent_app_date] => 2010-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4307 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12873541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7792920 [patent_doc_number] => 20120054476 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-01 [patent_title] => 'PROCESSOR NAND FLASH BOOT SYSTEM AND METHOD' [patent_app_type] => utility [patent_app_number] => 12/872733 [patent_app_country] => US [patent_app_date] => 2010-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3322 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20120054476.pdf [firstpage_image] =>[orig_patent_app_number] => 12872733 [rel_patent_id] =>[rel_patent_doc_number] =>)