Albert Decady

Array ( [id] => 3782374 [patent_doc_number] => 05850512 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-15 [patent_title] => 'Bus analyzer and method for testing internal data paths thereof' [patent_app_type] => 1 [patent_app_number] => 8/568386 [patent_app_country] => US [patent_app_date] => 1995-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2630 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/850/05850512.pdf [firstpage_image] =>[orig_patent_app_number] => 568386 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3760781 [patent_doc_number] => 05802265 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-01 [patent_title] => 'Transparent fault tolerant computer system' [patent_app_type] => 1 [patent_app_number] => 8/565145 [patent_app_country] => US [patent_app_date] => 1995-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 6052 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 244 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/802/05802265.pdf [firstpage_image] =>[orig_patent_app_number] => 565145 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3802270 [patent_doc_number] => 05737514 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'Remote checkpoint memory system and protocol for fault-tolerant computer system' [patent_app_type] => 1 [patent_app_number] => 8/564023 [patent_app_country] => US [patent_app_date] => 1995-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6137 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/737/05737514.pdf [firstpage_image] =>[orig_patent_app_number] => 564023 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3917653 [patent_doc_number] => 05751939 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Main memory system and checkpointing protocol for fault-tolerant computer system using an exclusive-or memory' [patent_app_type] => 1 [patent_app_number] => 8/564665 [patent_app_country] => US [patent_app_date] => 1995-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6627 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/751/05751939.pdf [firstpage_image] =>[orig_patent_app_number] => 564665 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3857727 [patent_doc_number] => 05745672 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Main memory system and checkpointing protocol for a fault-tolerant computer system using a read buffer' [patent_app_type] => 1 [patent_app_number] => 8/564024 [patent_app_country] => US [patent_app_date] => 1995-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5970 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/745/05745672.pdf [firstpage_image] =>[orig_patent_app_number] => 564024 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3909456 [patent_doc_number] => 05835696 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Data router backup feature' [patent_app_type] => 1 [patent_app_number] => 8/561675 [patent_app_country] => US [patent_app_date] => 1995-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2608 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/835/05835696.pdf [firstpage_image] =>[orig_patent_app_number] => 561675 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4022873 [patent_doc_number] => 05889936 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'High speed asynchronous digital testing module' [patent_app_type] => 1 [patent_app_number] => 8/561886 [patent_app_country] => US [patent_app_date] => 1995-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4242 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/889/05889936.pdf [firstpage_image] =>[orig_patent_app_number] => 561886 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3782276 [patent_doc_number] => 05850506 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-15 [patent_title] => 'Method of writing information in a non-volatile memory' [patent_app_type] => 1 [patent_app_number] => 8/556986 [patent_app_country] => US [patent_app_date] => 1995-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 12 [patent_no_of_words] => 4874 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 263 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/850/05850506.pdf [firstpage_image] =>[orig_patent_app_number] => 556986 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3778119 [patent_doc_number] => 05845061 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-01 [patent_title] => 'Redundant client server system' [patent_app_type] => 1 [patent_app_number] => 8/548754 [patent_app_country] => US [patent_app_date] => 1995-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 35 [patent_no_of_words] => 11555 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/845/05845061.pdf [firstpage_image] =>[orig_patent_app_number] => 548754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3997258 [patent_doc_number] => 05862312 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Loosely coupled mass storage computer cluster' [patent_app_type] => 1 [patent_app_number] => 8/547565 [patent_app_country] => US [patent_app_date] => 1995-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 25 [patent_no_of_words] => 10277 [patent_no_of_claims] => 72 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/862/05862312.pdf [firstpage_image] =>[orig_patent_app_number] => 547565 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4017529 [patent_doc_number] => 05859963 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-12 [patent_title] => 'Method and apparatus for optimizing time and testing of higher level language program' [patent_app_type] => 1 [patent_app_number] => 8/544917 [patent_app_country] => US [patent_app_date] => 1995-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 10329 [patent_no_of_claims] => 89 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/859/05859963.pdf [firstpage_image] =>[orig_patent_app_number] => 544917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3704496 [patent_doc_number] => 05661734 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-26 [patent_title] => 'Trellis coded FM digital communications system and method' [patent_app_type] => 1 [patent_app_number] => 8/542347 [patent_app_country] => US [patent_app_date] => 1995-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3690 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 545 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/661/05661734.pdf [firstpage_image] =>[orig_patent_app_number] => 542347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3750396 [patent_doc_number] => 05699504 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-16 [patent_title] => 'Multiprocessor system formed of a plurality of duplex processors' [patent_app_type] => 1 [patent_app_number] => 8/540446 [patent_app_country] => US [patent_app_date] => 1995-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 31 [patent_no_of_words] => 9417 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 280 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/699/05699504.pdf [firstpage_image] =>[orig_patent_app_number] => 540446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3666909 [patent_doc_number] => 05623600 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-22 [patent_title] => 'Virus detection and removal apparatus for computer networks' [patent_app_type] => 1 [patent_app_number] => 8/533706 [patent_app_country] => US [patent_app_date] => 1995-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7081 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/623/05623600.pdf [firstpage_image] =>[orig_patent_app_number] => 533706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3707213 [patent_doc_number] => 05680544 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-21 [patent_title] => 'Method for testing an on-chip cache for repair' [patent_app_type] => 1 [patent_app_number] => 8/523297 [patent_app_country] => US [patent_app_date] => 1995-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4189 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/680/05680544.pdf [firstpage_image] =>[orig_patent_app_number] => 523297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3893156 [patent_doc_number] => 05764877 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Media recovery with time-split B-trees' [patent_app_type] => 1 [patent_app_number] => 8/530032 [patent_app_country] => US [patent_app_date] => 1995-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 10855 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/764/05764877.pdf [firstpage_image] =>[orig_patent_app_number] => 530032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3791783 [patent_doc_number] => 05757814 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-26 [patent_title] => 'Memory and test method therefor' [patent_app_type] => 1 [patent_app_number] => 8/519406 [patent_app_country] => US [patent_app_date] => 1995-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2594 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/757/05757814.pdf [firstpage_image] =>[orig_patent_app_number] => 519406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3635647 [patent_doc_number] => 05594861 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Method and apparatus for handling processing errors in telecommunications exchanges' [patent_app_type] => 1 [patent_app_number] => 8/512275 [patent_app_country] => US [patent_app_date] => 1995-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3559 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594861.pdf [firstpage_image] =>[orig_patent_app_number] => 512275 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3796042 [patent_doc_number] => 05819022 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Method for re-executing a process on a computer system for fault correction' [patent_app_type] => 1 [patent_app_number] => 8/515665 [patent_app_country] => US [patent_app_date] => 1995-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 3858 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/819/05819022.pdf [firstpage_image] =>[orig_patent_app_number] => 515665 [rel_patent_id] =>[rel_patent_doc_number] =>)