| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3026367
[patent_doc_number] => 05341380
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-08-23
[patent_title] => 'Large-scale integrated circuit device'
[patent_app_type] => 1
[patent_app_number] => 8/029029
[patent_app_country] => US
[patent_app_date] => 1993-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 5196
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/341/05341380.pdf
[firstpage_image] =>[orig_patent_app_number] => 029029
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/029029 | Large-scale integrated circuit device | Mar 9, 1993 | Issued |
| 08/026835 | DECODER SELECTION | Mar 4, 1993 | Abandoned |
Array
(
[id] => 3106822
[patent_doc_number] => 05369760
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-11-29
[patent_title] => 'Data processing system'
[patent_app_type] => 1
[patent_app_number] => 8/026819
[patent_app_country] => US
[patent_app_date] => 1993-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 4487
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/369/05369760.pdf
[firstpage_image] =>[orig_patent_app_number] => 026819
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/026819 | Data processing system | Mar 4, 1993 | Issued |
| 08/025283 | HIGH-PERFORMANCE FAULT TOLERANT COMPUTER SYSTEM WITH CLOCK LENGTH SYNCHRONIZATION OF LOOSELY COUPLED PROCESSORS | Mar 1, 1993 | Abandoned |
| 08/016409 | METHOD FOR TESTING AN INTEGRATED CIRCUITRY AND INTEGRATED CIRCUIT HAVING A PLURALITY OF FUNCTIONAL COMPONENTS AND HAVING JUNCTION/SWITCH TEST COMPONENTS IN INTERCONNECTING CHANNELS BETWEEN FUNCTIONAL COMPONENTS | Feb 10, 1993 | Abandoned |
Array
(
[id] => 3503485
[patent_doc_number] => 05537429
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-16
[patent_title] => 'Error-correcting method and decoder using the same'
[patent_app_type] => 1
[patent_app_number] => 8/014235
[patent_app_country] => US
[patent_app_date] => 1993-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6026
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/537/05537429.pdf
[firstpage_image] =>[orig_patent_app_number] => 014235
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/014235 | Error-correcting method and decoder using the same | Feb 4, 1993 | Issued |
Array
(
[id] => 3050702
[patent_doc_number] => 05377206
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-27
[patent_title] => 'Multiple-channel fault-tolerant clock system'
[patent_app_type] => 1
[patent_app_number] => 8/012835
[patent_app_country] => US
[patent_app_date] => 1993-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 4587
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/377/05377206.pdf
[firstpage_image] =>[orig_patent_app_number] => 012835
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/012835 | Multiple-channel fault-tolerant clock system | Feb 2, 1993 | Issued |
Array
(
[id] => 3598646
[patent_doc_number] => 05497383
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-03-05
[patent_title] => 'Error detector circuit for receiver operative to receive discretely-encoded signals'
[patent_app_type] => 1
[patent_app_number] => 8/007215
[patent_app_country] => US
[patent_app_date] => 1993-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 7120
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/497/05497383.pdf
[firstpage_image] =>[orig_patent_app_number] => 007215
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/007215 | Error detector circuit for receiver operative to receive discretely-encoded signals | Jan 21, 1993 | Issued |
Array
(
[id] => 3465392
[patent_doc_number] => 05379407
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-03
[patent_title] => 'Error handling in a state-free system'
[patent_app_type] => 1
[patent_app_number] => 8/004001
[patent_app_country] => US
[patent_app_date] => 1993-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3974
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/379/05379407.pdf
[firstpage_image] =>[orig_patent_app_number] => 004001
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/004001 | Error handling in a state-free system | Jan 14, 1993 | Issued |
| 07/999387 | APPARATUS FOR TRANSFERRING INFORMATION BETWEEN AN INTERRUPT PRODUCER AND AN INTERRUPT SERVICE ENVIRONMENT | Dec 30, 1992 | Abandoned |
| 07/998717 | DMA CONTROLLER FOR MEMORY SCRUBBING | Dec 29, 1992 | Abandoned |
Array
(
[id] => 3048074
[patent_doc_number] => 05301199
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-04-05
[patent_title] => 'Built-in self test circuit'
[patent_app_type] => 1
[patent_app_number] => 7/991535
[patent_app_country] => US
[patent_app_date] => 1992-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 6607
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/301/05301199.pdf
[firstpage_image] =>[orig_patent_app_number] => 991535
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/991535 | Built-in self test circuit | Dec 14, 1992 | Issued |
Array
(
[id] => 3033326
[patent_doc_number] => 05327441
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-05
[patent_title] => 'Method and circuit for decoding convolutional codes'
[patent_app_type] => 1
[patent_app_number] => 7/991215
[patent_app_country] => US
[patent_app_date] => 1992-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 7598
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/327/05327441.pdf
[firstpage_image] =>[orig_patent_app_number] => 991215
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/991215 | Method and circuit for decoding convolutional codes | Dec 14, 1992 | Issued |
Array
(
[id] => 3734044
[patent_doc_number] => 05701309
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-23
[patent_title] => 'Automated test equipment digital tester expansion apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/984645
[patent_app_country] => US
[patent_app_date] => 1992-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4579
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/701/05701309.pdf
[firstpage_image] =>[orig_patent_app_number] => 984645
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/984645 | Automated test equipment digital tester expansion apparatus | Dec 1, 1992 | Issued |
Array
(
[id] => 3599527
[patent_doc_number] => 05517511
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-14
[patent_title] => 'Digital transmission of acoustic signals over a noisy communication channel'
[patent_app_type] => 1
[patent_app_number] => 7/982937
[patent_app_country] => US
[patent_app_date] => 1992-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11098
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/517/05517511.pdf
[firstpage_image] =>[orig_patent_app_number] => 982937
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/982937 | Digital transmission of acoustic signals over a noisy communication channel | Nov 29, 1992 | Issued |
Array
(
[id] => 3460510
[patent_doc_number] => 05386549
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-31
[patent_title] => 'Error recovery system for recovering errors that occur in control store in a computer system employing pipeline architecture'
[patent_app_type] => 1
[patent_app_number] => 7/978829
[patent_app_country] => US
[patent_app_date] => 1992-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 4238
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 379
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/386/05386549.pdf
[firstpage_image] =>[orig_patent_app_number] => 978829
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/978829 | Error recovery system for recovering errors that occur in control store in a computer system employing pipeline architecture | Nov 18, 1992 | Issued |
Array
(
[id] => 3454380
[patent_doc_number] => 05430865
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-04
[patent_title] => 'Hardware remote reset circuit'
[patent_app_type] => 1
[patent_app_number] => 7/959339
[patent_app_country] => US
[patent_app_date] => 1992-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2186
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/430/05430865.pdf
[firstpage_image] =>[orig_patent_app_number] => 959339
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/959339 | Hardware remote reset circuit | Oct 12, 1992 | Issued |
Array
(
[id] => 4065222
[patent_doc_number] => 05933435
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-03
[patent_title] => 'Optimized method of data communication and system employing same'
[patent_app_type] => 1
[patent_app_number] => 7/917098
[patent_app_country] => US
[patent_app_date] => 1992-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 10122
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/933/05933435.pdf
[firstpage_image] =>[orig_patent_app_number] => 917098
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/917098 | Optimized method of data communication and system employing same | Sep 24, 1992 | Issued |
Array
(
[id] => 3501551
[patent_doc_number] => 05561672
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-01
[patent_title] => 'Apparatus for preventing computer data destructively read out from storage unit'
[patent_app_type] => 1
[patent_app_number] => 7/933728
[patent_app_country] => US
[patent_app_date] => 1992-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6901
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/561/05561672.pdf
[firstpage_image] =>[orig_patent_app_number] => 933728
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/933728 | Apparatus for preventing computer data destructively read out from storage unit | Aug 23, 1992 | Issued |
Array
(
[id] => 3024365
[patent_doc_number] => 05333307
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-26
[patent_title] => 'Circuitry and method for causing a microcontroller/microprocessor to be on-circuit emulated'
[patent_app_type] => 1
[patent_app_number] => 7/931158
[patent_app_country] => US
[patent_app_date] => 1992-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6480
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 284
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/333/05333307.pdf
[firstpage_image] =>[orig_patent_app_number] => 931158
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/931158 | Circuitry and method for causing a microcontroller/microprocessor to be on-circuit emulated | Aug 16, 1992 | Issued |