Albert Decady

Array ( [id] => 3456987 [patent_doc_number] => 05388253 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-07 [patent_title] => 'Processing system having device for testing the correct execution of instructions' [patent_app_type] => 1 [patent_app_number] => 7/749848 [patent_app_country] => US [patent_app_date] => 1991-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 4081 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/388/05388253.pdf [firstpage_image] =>[orig_patent_app_number] => 749848 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3545543 [patent_doc_number] => 05557621 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-17 [patent_title] => 'ATM switch and control method thereof' [patent_app_type] => 1 [patent_app_number] => 7/747143 [patent_app_country] => US [patent_app_date] => 1991-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3902 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/557/05557621.pdf [firstpage_image] =>[orig_patent_app_number] => 747143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3067456 [patent_doc_number] => 05351249 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-27 [patent_title] => 'Trellis coded FM digital communications system and method' [patent_app_type] => 1 [patent_app_number] => 7/732200 [patent_app_country] => US [patent_app_date] => 1991-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3689 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/351/05351249.pdf [firstpage_image] =>[orig_patent_app_number] => 732200 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3042249 [patent_doc_number] => 05343482 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-30 [patent_title] => 'Method and apparatus for detecting pulse density violations in T1 transmission' [patent_app_type] => 1 [patent_app_number] => 7/730536 [patent_app_country] => US [patent_app_date] => 1991-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5599 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/343/05343482.pdf [firstpage_image] =>[orig_patent_app_number] => 730536 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3020188 [patent_doc_number] => 05331644 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-19 [patent_title] => 'Decoder checking circuits suitable for semiconductor memories' [patent_app_type] => 1 [patent_app_number] => 7/727990 [patent_app_country] => US [patent_app_date] => 1991-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3625 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/331/05331644.pdf [firstpage_image] =>[orig_patent_app_number] => 727990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3040033 [patent_doc_number] => 05349589 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-20 [patent_title] => 'Generalized viterbi algorithm with tail-biting' [patent_app_type] => 1 [patent_app_number] => 7/724280 [patent_app_country] => US [patent_app_date] => 1991-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 20 [patent_no_of_words] => 5055 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 376 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/349/05349589.pdf [firstpage_image] =>[orig_patent_app_number] => 724280 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3095157 [patent_doc_number] => 05280608 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-18 [patent_title] => 'Programmable stall cycles' [patent_app_type] => 1 [patent_app_number] => 7/724379 [patent_app_country] => US [patent_app_date] => 1991-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2651 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/280/05280608.pdf [firstpage_image] =>[orig_patent_app_number] => 724379 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3463770 [patent_doc_number] => 05379303 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Maximizing improvement to fault coverage of system logic of an integrated circuit with embedded memory arrays' [patent_app_type] => 1 [patent_app_number] => 7/717615 [patent_app_country] => US [patent_app_date] => 1991-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 5778 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 17 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/379/05379303.pdf [firstpage_image] =>[orig_patent_app_number] => 717615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3009739 [patent_doc_number] => 05363502 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Hot stand-by method and computer system for implementing hot stand-by method' [patent_app_type] => 1 [patent_app_number] => 7/712685 [patent_app_country] => US [patent_app_date] => 1991-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 6571 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/363/05363502.pdf [firstpage_image] =>[orig_patent_app_number] => 712685 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3058969 [patent_doc_number] => 05287492 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-15 [patent_title] => 'Method for modifying a fault-tolerant processing system' [patent_app_type] => 1 [patent_app_number] => 7/710175 [patent_app_country] => US [patent_app_date] => 1991-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4383 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 253 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/287/05287492.pdf [firstpage_image] =>[orig_patent_app_number] => 710175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3050231 [patent_doc_number] => 05301311 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-05 [patent_title] => 'Control method for preventing incorrect reset of common resource and multicomputer system executing the method' [patent_app_type] => 1 [patent_app_number] => 7/700869 [patent_app_country] => US [patent_app_date] => 1991-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 3019 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/301/05301311.pdf [firstpage_image] =>[orig_patent_app_number] => 700869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3024311 [patent_doc_number] => 05333304 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-26 [patent_title] => 'Method and apparatus for software application evaluation utilizing compiler applications' [patent_app_type] => 1 [patent_app_number] => 7/695375 [patent_app_country] => US [patent_app_date] => 1991-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3865 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/333/05333304.pdf [firstpage_image] =>[orig_patent_app_number] => 695375 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3106513 [patent_doc_number] => 05293387 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-08 [patent_title] => 'Method for increasing the resolution of a digital fault dictionary' [patent_app_type] => 1 [patent_app_number] => 7/693885 [patent_app_country] => US [patent_app_date] => 1991-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6270 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/293/05293387.pdf [firstpage_image] =>[orig_patent_app_number] => 693885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3007479 [patent_doc_number] => 05363380 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Data processing device with test control circuit' [patent_app_type] => 1 [patent_app_number] => 7/692650 [patent_app_country] => US [patent_app_date] => 1991-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 18 [patent_no_of_words] => 4741 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/363/05363380.pdf [firstpage_image] =>[orig_patent_app_number] => 692650 [rel_patent_id] =>[rel_patent_doc_number] =>)