
Albert Decady
Supervisory Patent Examiner (ID: 17034, Phone: (571)272-3819 , Office: P/2112 )
| Most Active Art Unit | 2413 |
| Art Unit(s) | 2784, 2785, 2133, 2313, 2413, 2112, 2121 |
| Total Applications | 532 |
| Issued Applications | 390 |
| Pending Applications | 30 |
| Abandoned Applications | 112 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16584687
[patent_doc_number] => 20210019089
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-21
[patent_title] => HARDWARE BASED STATUS COLLECTOR ACCELERATION ENGINE FOR MEMORY SUB-SYSTEM OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 16/916934
[patent_app_country] => US
[patent_app_date] => 2020-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10192
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16916934
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/916934 | Hardware based status collector acceleration engine for memory sub-system operations | Jun 29, 2020 | Issued |
Array
(
[id] => 17437746
[patent_doc_number] => 11263079
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Endurance modulation for flash storage
[patent_app_type] => utility
[patent_app_number] => 16/916835
[patent_app_country] => US
[patent_app_date] => 2020-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 9833
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16916835
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/916835 | Endurance modulation for flash storage | Jun 29, 2020 | Issued |
Array
(
[id] => 16378214
[patent_doc_number] => 20200327056
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => POWER LOSS PROTECTION IN MEMORY SUB-SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/912318
[patent_app_country] => US
[patent_app_date] => 2020-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7219
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16912318
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/912318 | Power loss protection in memory sub-systems | Jun 24, 2020 | Issued |
Array
(
[id] => 16509995
[patent_doc_number] => 20200389251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => METHOD FOR POLAR CODING AND APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/908252
[patent_app_country] => US
[patent_app_date] => 2020-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18042
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16908252
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/908252 | Method for polar coding and apparatus | Jun 21, 2020 | Issued |
Array
(
[id] => 16333182
[patent_doc_number] => 20200304148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => FLASH MEMORY APPARATUS AND STORAGE MANAGEMENT METHOD FOR FLASH MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/896210
[patent_app_country] => US
[patent_app_date] => 2020-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10213
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16896210
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/896210 | Flash memory apparatus and storage management method for flash memory | Jun 8, 2020 | Issued |
Array
(
[id] => 17408958
[patent_doc_number] => 11249842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Error correcting codes for multi-master memory controller
[patent_app_type] => utility
[patent_app_number] => 16/882372
[patent_app_country] => US
[patent_app_date] => 2020-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 8794
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16882372
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/882372 | Error correcting codes for multi-master memory controller | May 21, 2020 | Issued |
Array
(
[id] => 16285304
[patent_doc_number] => 20200278906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => READ RETRY TO SELECTIVELY DISABLE ON-DIE ECC
[patent_app_type] => utility
[patent_app_number] => 16/875642
[patent_app_country] => US
[patent_app_date] => 2020-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16875642
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/875642 | Read retry to selectively disable on-die ECC | May 14, 2020 | Issued |
Array
(
[id] => 17230579
[patent_doc_number] => 20210357136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => INITIALIZING STRIPES IN STORAGE ARRAY
[patent_app_type] => utility
[patent_app_number] => 15/931799
[patent_app_country] => US
[patent_app_date] => 2020-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8046
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15931799
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/931799 | Initializing stripes in storage array | May 13, 2020 | Issued |
Array
(
[id] => 17424996
[patent_doc_number] => 11258464
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-02-22
[patent_title] => Codeword concatenation for correcting errors in data storage devices
[patent_app_type] => utility
[patent_app_number] => 16/844725
[patent_app_country] => US
[patent_app_date] => 2020-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 14702
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16844725
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/844725 | Codeword concatenation for correcting errors in data storage devices | Apr 8, 2020 | Issued |
Array
(
[id] => 16378047
[patent_doc_number] => 20200326889
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => QUASI-VOLATILE MEMORY DEVICE WITH A BACK-CHANNEL USAGE
[patent_app_type] => utility
[patent_app_number] => 16/843769
[patent_app_country] => US
[patent_app_date] => 2020-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12583
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -43
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16843769
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/843769 | Quasi-volatile memory device with a back-channel usage | Apr 7, 2020 | Issued |
Array
(
[id] => 17439680
[patent_doc_number] => 11265025
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Reconfigurable FEC
[patent_app_type] => utility
[patent_app_number] => 16/831626
[patent_app_country] => US
[patent_app_date] => 2020-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5252
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16831626
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/831626 | Reconfigurable FEC | Mar 25, 2020 | Issued |
Array
(
[id] => 17424998
[patent_doc_number] => 11258466
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-02-22
[patent_title] => System and method for high reliability fast raid soft decoding for NAND flash memories
[patent_app_type] => utility
[patent_app_number] => 16/819025
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 11256
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16819025
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/819025 | System and method for high reliability fast raid soft decoding for NAND flash memories | Mar 12, 2020 | Issued |
Array
(
[id] => 17379748
[patent_doc_number] => 11237763
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Storage device and memory controller
[patent_app_type] => utility
[patent_app_number] => 16/816439
[patent_app_country] => US
[patent_app_date] => 2020-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 62
[patent_no_of_words] => 17348
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16816439
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/816439 | Storage device and memory controller | Mar 11, 2020 | Issued |
Array
(
[id] => 16121821
[patent_doc_number] => 20200212933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => ENCODING METHOD AND APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/811934
[patent_app_country] => US
[patent_app_date] => 2020-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7999
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 528
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16811934
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/811934 | Encoding method and apparatus | Mar 5, 2020 | Issued |
Array
(
[id] => 17528636
[patent_doc_number] => 11301324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Method and apparatus for consistent and highly available data storage using local and fabric attached non-volatile memory storage devices
[patent_app_type] => utility
[patent_app_number] => 16/794200
[patent_app_country] => US
[patent_app_date] => 2020-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 8427
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16794200
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/794200 | Method and apparatus for consistent and highly available data storage using local and fabric attached non-volatile memory storage devices | Feb 17, 2020 | Issued |
Array
(
[id] => 15777463
[patent_doc_number] => 20200119749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => MULTIPLE LOW DENSITY PARITY CHECK (LDPC) BASE GRAPH DESIGN
[patent_app_type] => utility
[patent_app_number] => 16/714606
[patent_app_country] => US
[patent_app_date] => 2019-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14379
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16714606
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/714606 | Multiple low density parity check (LDPC) base graph design | Dec 12, 2019 | Issued |
Array
(
[id] => 15566251
[patent_doc_number] => 20200067537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => POLAR CHANNEL CODING METHOD, DEVICE, AND COMMUNICATIONS SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/671718
[patent_app_country] => US
[patent_app_date] => 2019-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13933
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16671718
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/671718 | POLAR CHANNEL CODING METHOD, DEVICE, AND COMMUNICATIONS SYSTEM | Oct 31, 2019 | Abandoned |
Array
(
[id] => 17410904
[patent_doc_number] => 11251809
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Soft-aided decoding of staircase codes
[patent_app_type] => utility
[patent_app_number] => 15/734544
[patent_app_country] => US
[patent_app_date] => 2019-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 7677
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15734544
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/734544 | Soft-aided decoding of staircase codes | Jul 8, 2019 | Issued |
Array
(
[id] => 17026175
[patent_doc_number] => 20210250047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => CHECK NODE PROCESSING METHODS AND DEVICES WITH INSERTION SORT
[patent_app_type] => utility
[patent_app_number] => 17/255101
[patent_app_country] => US
[patent_app_date] => 2019-07-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15005
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17255101
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/255101 | Check node processing methods and devices with insertion sort | Jul 3, 2019 | Issued |
| 16/359016 | SYSTEM AND METHOD FOR COMMUNICATING DATA | Mar 19, 2019 | Abandoned |