Albert Decady

Array ( [id] => 3896565 [patent_doc_number] => 05805798 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-08 [patent_title] => 'Fail-safe event driven transaction processing system and method' [patent_app_type] => 1 [patent_app_number] => 8/741149 [patent_app_country] => US [patent_app_date] => 1996-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 8757 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/805/05805798.pdf [firstpage_image] =>[orig_patent_app_number] => 741149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3841145 [patent_doc_number] => 05784550 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-21 [patent_title] => 'Method for enhanced functional testing of a processor using dynamic trap handlers' [patent_app_type] => 1 [patent_app_number] => 8/739244 [patent_app_country] => US [patent_app_date] => 1996-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5817 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/784/05784550.pdf [firstpage_image] =>[orig_patent_app_number] => 739244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4017543 [patent_doc_number] => 05859964 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-12 [patent_title] => 'System and method for performing real time data acquisition, process modeling and fault detection of wafer fabrication processes' [patent_app_type] => 1 [patent_app_number] => 8/736919 [patent_app_country] => US [patent_app_date] => 1996-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8233 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/859/05859964.pdf [firstpage_image] =>[orig_patent_app_number] => 736919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3849020 [patent_doc_number] => 05815654 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-29 [patent_title] => 'Method for determining software reliability' [patent_app_type] => 1 [patent_app_number] => 8/732624 [patent_app_country] => US [patent_app_date] => 1996-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2709 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/815/05815654.pdf [firstpage_image] =>[orig_patent_app_number] => 732624 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4007687 [patent_doc_number] => 05892898 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-06 [patent_title] => 'Error management system for supporting the identification and logging of error messages' [patent_app_type] => 1 [patent_app_number] => 8/720929 [patent_app_country] => US [patent_app_date] => 1996-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2669 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/892/05892898.pdf [firstpage_image] =>[orig_patent_app_number] => 720929 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3757724 [patent_doc_number] => 05754763 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-19 [patent_title] => 'Software auditing mechanism for a distributed computer enterprise environment' [patent_app_type] => 1 [patent_app_number] => 8/724659 [patent_app_country] => US [patent_app_date] => 1996-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 5984 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/754/05754763.pdf [firstpage_image] =>[orig_patent_app_number] => 724659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3894104 [patent_doc_number] => 05826012 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-20 [patent_title] => 'Boot-time anti-virus and maintenance facility' [patent_app_type] => 1 [patent_app_number] => 8/714938 [patent_app_country] => US [patent_app_date] => 1996-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6264 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/826/05826012.pdf [firstpage_image] =>[orig_patent_app_number] => 714938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3811258 [patent_doc_number] => 05781721 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-14 [patent_title] => 'Method and apparatus for testing cache RAM residing on a microprocessor' [patent_app_type] => 1 [patent_app_number] => 8/714515 [patent_app_country] => US [patent_app_date] => 1996-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2826 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/781/05781721.pdf [firstpage_image] =>[orig_patent_app_number] => 714515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3796088 [patent_doc_number] => 05819025 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Method of testing interconnections between integrated circuits in a circuit' [patent_app_type] => 1 [patent_app_number] => 8/714619 [patent_app_country] => US [patent_app_date] => 1996-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7301 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/819/05819025.pdf [firstpage_image] =>[orig_patent_app_number] => 714619 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4041893 [patent_doc_number] => 05903718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-11 [patent_title] => 'Remote program monitor method and system using a system-under-test microcontroller for self-debug' [patent_app_type] => 1 [patent_app_number] => 8/714729 [patent_app_country] => US [patent_app_date] => 1996-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 25394 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/903/05903718.pdf [firstpage_image] =>[orig_patent_app_number] => 714729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4030563 [patent_doc_number] => 05881224 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Apparatus and method for tracking events in a microprocessor that can retire more than one instruction during a clock cycle' [patent_app_type] => 1 [patent_app_number] => 8/711574 [patent_app_country] => US [patent_app_date] => 1996-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 49 [patent_no_of_words] => 16936 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/881/05881224.pdf [firstpage_image] =>[orig_patent_app_number] => 711574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3942926 [patent_doc_number] => 05878201 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-02 [patent_title] => 'Disk system and factory automation controller and method therefor' [patent_app_type] => 1 [patent_app_number] => 8/705978 [patent_app_country] => US [patent_app_date] => 1996-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 5315 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/878/05878201.pdf [firstpage_image] =>[orig_patent_app_number] => 705978 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4069741 [patent_doc_number] => 05864665 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-26 [patent_title] => 'Auditing login activity in a distributed computing environment' [patent_app_type] => 1 [patent_app_number] => 8/705478 [patent_app_country] => US [patent_app_date] => 1996-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5762 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/864/05864665.pdf [firstpage_image] =>[orig_patent_app_number] => 705478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3857193 [patent_doc_number] => 05848235 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Boundary scan test method and apparatus' [patent_app_type] => 1 [patent_app_number] => 8/689876 [patent_app_country] => US [patent_app_date] => 1996-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1781 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/848/05848235.pdf [firstpage_image] =>[orig_patent_app_number] => 689876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3700446 [patent_doc_number] => 05664093 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-02 [patent_title] => 'System and method for managing faults in a distributed system' [patent_app_type] => 1 [patent_app_number] => 8/686443 [patent_app_country] => US [patent_app_date] => 1996-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3808 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/664/05664093.pdf [firstpage_image] =>[orig_patent_app_number] => 686443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3735600 [patent_doc_number] => 05673388 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-30 [patent_title] => 'Memory testing in a multiple processor computer system' [patent_app_type] => 1 [patent_app_number] => 8/679186 [patent_app_country] => US [patent_app_date] => 1996-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5389 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/673/05673388.pdf [firstpage_image] =>[orig_patent_app_number] => 679186 [rel_patent_id] =>[rel_patent_doc_number] =>)