
Albert Kang Wong
Examiner (ID: 14906, Phone: (571)272-3057 , Office: P/3649 )
| Most Active Art Unit | 2612 |
| Art Unit(s) | 2612, 3649, 2689, 2617, 2735, 2635, 2683, 2685 |
| Total Applications | 1756 |
| Issued Applications | 1254 |
| Pending Applications | 128 |
| Abandoned Applications | 379 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19286728
[patent_doc_number] => 20240223208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => TOP-DOWN RELATIVE DAC CALIBRATION
[patent_app_type] => utility
[patent_app_number] => 18/091513
[patent_app_country] => US
[patent_app_date] => 2022-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10941
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 412
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18091513
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/091513 | TOP-DOWN RELATIVE DAC CALIBRATION | Dec 29, 2022 | Issued |
Array
(
[id] => 19286718
[patent_doc_number] => 20240223198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => Segmented digital-to-analog converter with digital segment mismatch correction and subtractive segment mismatch dithering
[patent_app_type] => utility
[patent_app_number] => 18/147717
[patent_app_country] => US
[patent_app_date] => 2022-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16768
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18147717
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/147717 | Segmented digital-to-analog converter with digital segment mismatch correction and subtractive segment mismatch dithering | Dec 28, 2022 | Pending |
Array
(
[id] => 19965426
[patent_doc_number] => 12334950
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-17
[patent_title] => Dynamic range boost for amplifiers
[patent_app_type] => utility
[patent_app_number] => 18/147183
[patent_app_country] => US
[patent_app_date] => 2022-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18147183
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/147183 | Dynamic range boost for amplifiers | Dec 27, 2022 | Issued |
Array
(
[id] => 19270289
[patent_doc_number] => 20240213995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => GAIN CALIBRATION WITH QUANTIZER OFFSET SETTINGS
[patent_app_type] => utility
[patent_app_number] => 18/088982
[patent_app_country] => US
[patent_app_date] => 2022-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5683
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18088982
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/088982 | Gain calibration with quantizer offset settings | Dec 26, 2022 | Issued |
Array
(
[id] => 19270286
[patent_doc_number] => 20240213992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => Digital-to-analog converter and method for amplitude and skew error correction in the digital-to-analog converter
[patent_app_type] => utility
[patent_app_number] => 18/145025
[patent_app_country] => US
[patent_app_date] => 2022-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8117
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18145025
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/145025 | Digital-to-analog converter and method for amplitude and skew error correction in the digital-to-analog converter | Dec 21, 2022 | Pending |
Array
(
[id] => 19926950
[patent_doc_number] => 12301250
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Analog to digital converter apparatus with time continuous input and corresponding method
[patent_app_type] => utility
[patent_app_number] => 18/069526
[patent_app_country] => US
[patent_app_date] => 2022-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 1087
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18069526
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/069526 | Analog to digital converter apparatus with time continuous input and corresponding method | Dec 20, 2022 | Issued |
Array
(
[id] => 19935650
[patent_doc_number] => 12308860
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-20
[patent_title] => Apparatus for mitigating nonlinearity-induced spurs and noise in a fractional-N frequency synthesizer
[patent_app_type] => utility
[patent_app_number] => 18/085066
[patent_app_country] => US
[patent_app_date] => 2022-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 23
[patent_no_of_words] => 2840
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18085066
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/085066 | Apparatus for mitigating nonlinearity-induced spurs and noise in a fractional-N frequency synthesizer | Dec 19, 2022 | Issued |
Array
(
[id] => 19625180
[patent_doc_number] => 12164002
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-10
[patent_title] => Time-to-digital converter circuit with self-testing function
[patent_app_type] => utility
[patent_app_number] => 18/066783
[patent_app_country] => US
[patent_app_date] => 2022-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6592
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18066783
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/066783 | Time-to-digital converter circuit with self-testing function | Dec 14, 2022 | Issued |
Array
(
[id] => 19774052
[patent_doc_number] => 20250055478
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-13
[patent_title] => DECODERS FOR DECODING A CODEWORD OF A TUNSTALL CODE
[patent_app_type] => utility
[patent_app_number] => 18/717310
[patent_app_country] => US
[patent_app_date] => 2022-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17531
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18717310
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/717310 | DECODERS FOR DECODING A CODEWORD OF A TUNSTALL CODE | Dec 5, 2022 | Pending |
Array
(
[id] => 18457253
[patent_doc_number] => 20230198535
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => CALIBRATION METHOD OF CAPACITOR ARRAY TYPE SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTER
[patent_app_type] => utility
[patent_app_number] => 18/075213
[patent_app_country] => US
[patent_app_date] => 2022-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9044
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18075213
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/075213 | Calibration method of capacitor array type successive approximation register analog-to-digital converter | Dec 4, 2022 | Issued |
Array
(
[id] => 19303496
[patent_doc_number] => 20240232076
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => BIT-PACKING METHOD FOR LIGHTENING NFA DATA STRUCTURE IN EXTENDED REGULAR EXPRESSION MATCHING PROCESS, APPARATUS AND COMPUTER PROGRAM FOR PERFORMING THE METHOD
[patent_app_type] => utility
[patent_app_number] => 18/061849
[patent_app_country] => US
[patent_app_date] => 2022-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7013
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18061849
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/061849 | Bit-packing method for lightening NFA data structure in extended regular expression matching process, apparatus and computer program for performing the method | Dec 4, 2022 | Issued |
Array
(
[id] => 19303496
[patent_doc_number] => 20240232076
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => BIT-PACKING METHOD FOR LIGHTENING NFA DATA STRUCTURE IN EXTENDED REGULAR EXPRESSION MATCHING PROCESS, APPARATUS AND COMPUTER PROGRAM FOR PERFORMING THE METHOD
[patent_app_type] => utility
[patent_app_number] => 18/061849
[patent_app_country] => US
[patent_app_date] => 2022-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7013
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18061849
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/061849 | Bit-packing method for lightening NFA data structure in extended regular expression matching process, apparatus and computer program for performing the method | Dec 4, 2022 | Issued |
Array
(
[id] => 19460579
[patent_doc_number] => 12101097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Coulomb counter circuitry
[patent_app_type] => utility
[patent_app_number] => 17/987448
[patent_app_country] => US
[patent_app_date] => 2022-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10782
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17987448
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/987448 | Coulomb counter circuitry | Nov 14, 2022 | Issued |
Array
(
[id] => 18409561
[patent_doc_number] => 20230170914
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-01
[patent_title] => DIGITAL-TO-ANALOG CONVERTER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/054333
[patent_app_country] => US
[patent_app_date] => 2022-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4854
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18054333
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/054333 | Digital-to-analog converter circuit | Nov 9, 2022 | Issued |
Array
(
[id] => 19782093
[patent_doc_number] => 12231140
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-18
[patent_title] => Mitigation of undesired spectral images due to bandwidth mismatch in time-interleaved A/DS by sampling capacitance randomization
[patent_app_type] => utility
[patent_app_number] => 17/982339
[patent_app_country] => US
[patent_app_date] => 2022-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 30
[patent_no_of_words] => 5651
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17982339
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/982339 | Mitigation of undesired spectral images due to bandwidth mismatch in time-interleaved A/DS by sampling capacitance randomization | Nov 6, 2022 | Issued |
Array
(
[id] => 19568332
[patent_doc_number] => 12143115
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Calibration system of canceling effect of phase noise and analog-to-digital converting device comprising the same
[patent_app_type] => utility
[patent_app_number] => 18/052204
[patent_app_country] => US
[patent_app_date] => 2022-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5860
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18052204
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/052204 | Calibration system of canceling effect of phase noise and analog-to-digital converting device comprising the same | Nov 1, 2022 | Issued |
Array
(
[id] => 18533901
[patent_doc_number] => 20230238978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => Configuration of ADC Data Rates Across Multiple Physical Channels
[patent_app_type] => utility
[patent_app_number] => 17/978721
[patent_app_country] => US
[patent_app_date] => 2022-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6396
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17978721
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/978721 | Configuration of ADC data rates across multiple physical channels | Oct 31, 2022 | Issued |
Array
(
[id] => 19445188
[patent_doc_number] => 12095485
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Binary data compression / decompression method
[patent_app_type] => utility
[patent_app_number] => 17/974057
[patent_app_country] => US
[patent_app_date] => 2022-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 12042
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17974057
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/974057 | Binary data compression / decompression method | Oct 25, 2022 | Issued |
Array
(
[id] => 20275360
[patent_doc_number] => 12445147
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-14
[patent_title] => Battery information compression apparatus and method
[patent_app_type] => utility
[patent_app_number] => 18/277978
[patent_app_country] => US
[patent_app_date] => 2022-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3417
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18277978
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/277978 | Battery information compression apparatus and method | Oct 20, 2022 | Issued |
Array
(
[id] => 19494826
[patent_doc_number] => 12113553
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-08
[patent_title] => Digital signal processing of randomly jittered under-sampled sequence
[patent_app_type] => utility
[patent_app_number] => 17/959248
[patent_app_country] => US
[patent_app_date] => 2022-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 8767
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17959248
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/959248 | Digital signal processing of randomly jittered under-sampled sequence | Oct 2, 2022 | Issued |