
Alexander Belousov
Examiner (ID: 11638, Phone: (571)272-3167 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 2818, 2811 |
| Total Applications | 726 |
| Issued Applications | 530 |
| Pending Applications | 67 |
| Abandoned Applications | 141 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5217394
[patent_doc_number] => 20070158705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-12
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/619785
[patent_app_country] => US
[patent_app_date] => 2007-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 10372
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0158/20070158705.pdf
[firstpage_image] =>[orig_patent_app_number] => 11619785
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/619785 | SEMICONDUCTOR DEVICE | Jan 3, 2007 | Abandoned |
Array
(
[id] => 4768705
[patent_doc_number] => 20080054361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-06
[patent_title] => 'METHOD AND APPARATUS FOR REDUCING FLICKER NOISE IN A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/619255
[patent_app_country] => US
[patent_app_date] => 2007-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4961
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20080054361.pdf
[firstpage_image] =>[orig_patent_app_number] => 11619255
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/619255 | METHOD AND APPARATUS FOR REDUCING FLICKER NOISE IN A SEMICONDUCTOR DEVICE | Jan 2, 2007 | Abandoned |
Array
(
[id] => 5019410
[patent_doc_number] => 20070145376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-28
[patent_title] => 'Gallium Nitride Crystal Substrate, Semiconductor Device, Method of Manufacturing Semiconductor Device, and Method of Identifying Gallium Nitride Crystal Substrate'
[patent_app_type] => utility
[patent_app_number] => 11/616016
[patent_app_country] => US
[patent_app_date] => 2006-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5195
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20070145376.pdf
[firstpage_image] =>[orig_patent_app_number] => 11616016
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/616016 | Gallium Nitride Crystal Substrate, Semiconductor Device, Method of Manufacturing Semiconductor Device, and Method of Identifying Gallium Nitride Crystal Substrate | Dec 25, 2006 | Abandoned |
Array
(
[id] => 5066566
[patent_doc_number] => 20070187667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-16
[patent_title] => 'ELECTRONIC DEVICE INCLUDING A SELECTIVELY POLABLE SUPERLATTICE'
[patent_app_type] => utility
[patent_app_number] => 11/614535
[patent_app_country] => US
[patent_app_date] => 2006-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 13845
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0187/20070187667.pdf
[firstpage_image] =>[orig_patent_app_number] => 11614535
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/614535 | ELECTRONIC DEVICE INCLUDING A SELECTIVELY POLABLE SUPERLATTICE | Dec 20, 2006 | Abandoned |
Array
(
[id] => 5033020
[patent_doc_number] => 20070097559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-03
[patent_title] => 'Magnetoresistive device having specular sidewall layers'
[patent_app_type] => utility
[patent_app_number] => 11/637585
[patent_app_country] => US
[patent_app_date] => 2006-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4524
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0097/20070097559.pdf
[firstpage_image] =>[orig_patent_app_number] => 11637585
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/637585 | Magnetoresistive device having specular sidewall layers | Dec 11, 2006 | Issued |
Array
(
[id] => 5186045
[patent_doc_number] => 20070164352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-19
[patent_title] => 'MULTI-BIT-PER-CELL NVM STRUCTURES AND ARCHITECTURE'
[patent_app_type] => utility
[patent_app_number] => 11/609846
[patent_app_country] => US
[patent_app_date] => 2006-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 15382
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20070164352.pdf
[firstpage_image] =>[orig_patent_app_number] => 11609846
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/609846 | MULTI-BIT-PER-CELL NVM STRUCTURES AND ARCHITECTURE | Dec 11, 2006 | Abandoned |
Array
(
[id] => 142554
[patent_doc_number] => 07687805
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-30
[patent_title] => 'Metal wiring, method of forming the metal wiring, display substrate having the metal wiring and method of manufacturing the display substrate'
[patent_app_type] => utility
[patent_app_number] => 11/609145
[patent_app_country] => US
[patent_app_date] => 2006-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7798
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/687/07687805.pdf
[firstpage_image] =>[orig_patent_app_number] => 11609145
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/609145 | Metal wiring, method of forming the metal wiring, display substrate having the metal wiring and method of manufacturing the display substrate | Dec 10, 2006 | Issued |
Array
(
[id] => 563240
[patent_doc_number] => 07470945
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-30
[patent_title] => 'CMOS image sensor and an additional N-well for connecting a floating node to a source follower transistor'
[patent_app_type] => utility
[patent_app_number] => 11/565849
[patent_app_country] => US
[patent_app_date] => 2006-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 1764
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/470/07470945.pdf
[firstpage_image] =>[orig_patent_app_number] => 11565849
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/565849 | CMOS image sensor and an additional N-well for connecting a floating node to a source follower transistor | Nov 30, 2006 | Issued |
Array
(
[id] => 5253060
[patent_doc_number] => 20070134516
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-14
[patent_title] => 'Light scattering layer for electronic device comprising nano-particles, junction structure for thin film transistor comprising light scattering layer, and methods of forming the same'
[patent_app_type] => utility
[patent_app_number] => 11/600606
[patent_app_country] => US
[patent_app_date] => 2006-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3664
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0134/20070134516.pdf
[firstpage_image] =>[orig_patent_app_number] => 11600606
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/600606 | Light scattering layer for electronic device comprising nano-particles, junction structure for thin film transistor comprising light scattering layer, and methods of forming the same | Nov 15, 2006 | Abandoned |
Array
(
[id] => 4919286
[patent_doc_number] => 20080067598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-20
[patent_title] => 'LAYOUT STRUCTURE OF ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT AND PRODUCTION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/558446
[patent_app_country] => US
[patent_app_date] => 2006-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4065
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20080067598.pdf
[firstpage_image] =>[orig_patent_app_number] => 11558446
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/558446 | Layout structure of electrostatic discharge protection circuit | Nov 9, 2006 | Issued |
Array
(
[id] => 4542688
[patent_doc_number] => 07875894
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-25
[patent_title] => 'Semiconductor device and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/543196
[patent_app_country] => US
[patent_app_date] => 2006-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 9659
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 342
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/875/07875894.pdf
[firstpage_image] =>[orig_patent_app_number] => 11543196
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/543196 | Semiconductor device and fabrication method thereof | Oct 4, 2006 | Issued |
Array
(
[id] => 5191967
[patent_doc_number] => 20070080449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-12
[patent_title] => 'Interconnect substrate and electronic circuit device'
[patent_app_type] => utility
[patent_app_number] => 11/541536
[patent_app_country] => US
[patent_app_date] => 2006-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3913
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0080/20070080449.pdf
[firstpage_image] =>[orig_patent_app_number] => 11541536
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/541536 | Interconnect substrate and electronic circuit device | Oct 2, 2006 | Abandoned |
Array
(
[id] => 5008195
[patent_doc_number] => 20070278672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-06
[patent_title] => 'Semiconductor device having an improved structure for high withstand voltage'
[patent_app_type] => utility
[patent_app_number] => 11/540625
[patent_app_country] => US
[patent_app_date] => 2006-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3681
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0278/20070278672.pdf
[firstpage_image] =>[orig_patent_app_number] => 11540625
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/540625 | Semiconductor device having an improved structure for high withstand voltage | Oct 1, 2006 | Issued |
Array
(
[id] => 5152113
[patent_doc_number] => 20070034995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-15
[patent_title] => 'Optical Semiconductor Device and Method of Manufacturing the Same'
[patent_app_type] => utility
[patent_app_number] => 11/537496
[patent_app_country] => US
[patent_app_date] => 2006-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4390
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0034/20070034995.pdf
[firstpage_image] =>[orig_patent_app_number] => 11537496
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/537496 | Optical semiconductor device and method of manufacturing the same | Sep 28, 2006 | Issued |
Array
(
[id] => 5191976
[patent_doc_number] => 20070080458
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-12
[patent_title] => 'Hybrid module and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/528965
[patent_app_country] => US
[patent_app_date] => 2006-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 16709
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0080/20070080458.pdf
[firstpage_image] =>[orig_patent_app_number] => 11528965
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/528965 | Hybrid module and method of manufacturing the same | Sep 26, 2006 | Abandoned |
Array
(
[id] => 5168781
[patent_doc_number] => 20070069212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-29
[patent_title] => 'FLAT PANEL DISPLAY AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/534815
[patent_app_country] => US
[patent_app_date] => 2006-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6291
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0069/20070069212.pdf
[firstpage_image] =>[orig_patent_app_number] => 11534815
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/534815 | FLAT PANEL DISPLAY AND METHOD FOR MANUFACTURING THE SAME | Sep 24, 2006 | Abandoned |
Array
(
[id] => 4936410
[patent_doc_number] => 20080073724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-27
[patent_title] => 'DOUBLE LAYER ETCH STOP LAYER STRUCTURE FOR ADVANCED SEMICONDUCTOR PROCESSING TECHNOLOGY'
[patent_app_type] => utility
[patent_app_number] => 11/534536
[patent_app_country] => US
[patent_app_date] => 2006-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2493
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20080073724.pdf
[firstpage_image] =>[orig_patent_app_number] => 11534536
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/534536 | DOUBLE LAYER ETCH STOP LAYER STRUCTURE FOR ADVANCED SEMICONDUCTOR PROCESSING TECHNOLOGY | Sep 21, 2006 | Abandoned |
Array
(
[id] => 5073884
[patent_doc_number] => 20070013859
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-18
[patent_title] => 'Wiring and method of manufacturing the same, and wiring board and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/525016
[patent_app_country] => US
[patent_app_date] => 2006-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 20344
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20070013859.pdf
[firstpage_image] =>[orig_patent_app_number] => 11525016
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/525016 | Wiring and method of manufacturing the same, and wiring board and method of manufacturing the same | Sep 21, 2006 | Issued |
Array
(
[id] => 4968559
[patent_doc_number] => 20070108561
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'Image sensor chip package'
[patent_app_type] => utility
[patent_app_number] => 11/525446
[patent_app_country] => US
[patent_app_date] => 2006-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2368
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20070108561.pdf
[firstpage_image] =>[orig_patent_app_number] => 11525446
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/525446 | Image sensor chip package | Sep 21, 2006 | Abandoned |
Array
(
[id] => 5163024
[patent_doc_number] => 20070284605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-13
[patent_title] => 'Casting for an LED module'
[patent_app_type] => utility
[patent_app_number] => 11/518936
[patent_app_country] => US
[patent_app_date] => 2006-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1329
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20070284605.pdf
[firstpage_image] =>[orig_patent_app_number] => 11518936
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/518936 | Casting for an LED module | Sep 11, 2006 | Issued |