Alexander Belousov

Array ( [id] => 4985994 [patent_doc_number] => 20070152332 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-05 [patent_title] => 'SINGLE OR DUAL DAMASCENE VIA LEVEL WIRINGS AND/OR DEVICES, AND METHODS OF FABRICATING SAME' [patent_app_type] => utility [patent_app_number] => 11/306596 [patent_app_country] => US [patent_app_date] => 2006-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3557 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20070152332.pdf [firstpage_image] =>[orig_patent_app_number] => 11306596 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5652852 [patent_doc_number] => 20060138587 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-29 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/319535 [patent_app_country] => US [patent_app_date] => 2005-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2903 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20060138587.pdf [firstpage_image] =>[orig_patent_app_number] => 11319535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5628781 [patent_doc_number] => 20060145249 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'LDMOS transistor' [patent_app_type] => utility [patent_app_number] => 11/319486 [patent_app_country] => US [patent_app_date] => 2005-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1210 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20060145249.pdf [firstpage_image] =>[orig_patent_app_number] => 11319486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5652843 [patent_doc_number] => 20060138578 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-29 [patent_title] => 'CMOS image sensor and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/318445 [patent_app_country] => US [patent_app_date] => 2005-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2695 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20060138578.pdf [firstpage_image] =>[orig_patent_app_number] => 11318445 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5019540 [patent_doc_number] => 20070145506 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Assembly of image-sensing chip and circuit board with inward wire bonding' [patent_app_type] => utility [patent_app_number] => 11/318905 [patent_app_country] => US [patent_app_date] => 2005-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1685 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20070145506.pdf [firstpage_image] =>[orig_patent_app_number] => 11318905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5652757 [patent_doc_number] => 20060138492 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-29 [patent_title] => 'CMOS image sensor and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/318575 [patent_app_country] => US [patent_app_date] => 2005-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3013 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20060138492.pdf [firstpage_image] =>[orig_patent_app_number] => 11318575 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4537824 [patent_doc_number] => 07888724 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-15 [patent_title] => 'Capacitors for semiconductor memory devices' [patent_app_type] => utility [patent_app_number] => 11/316166 [patent_app_country] => US [patent_app_date] => 2005-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 6308 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/888/07888724.pdf [firstpage_image] =>[orig_patent_app_number] => 11316166 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5148877 [patent_doc_number] => 20070048937 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-01 [patent_title] => 'METHOD OF FABRICATING NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 11/306165 [patent_app_country] => US [patent_app_date] => 2005-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3465 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20070048937.pdf [firstpage_image] =>[orig_patent_app_number] => 11306165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 82813 [patent_doc_number] => 07745882 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-29 [patent_title] => 'High-gain bipolar junction transistor compatible with complementary metal-oxide-semiconductor (CMOS) process and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/303885 [patent_app_country] => US [patent_app_date] => 2005-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 6324 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/745/07745882.pdf [firstpage_image] =>[orig_patent_app_number] => 11303885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5116872 [patent_doc_number] => 20070138586 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-21 [patent_title] => 'Image sensor module package' [patent_app_type] => utility [patent_app_number] => 11/305655 [patent_app_country] => US [patent_app_date] => 2005-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 903 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20070138586.pdf [firstpage_image] =>[orig_patent_app_number] => 11305655 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5116838 [patent_doc_number] => 20070138552 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-21 [patent_title] => 'Method to produce high voltage device' [patent_app_type] => utility [patent_app_number] => 11/303176 [patent_app_country] => US [patent_app_date] => 2005-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3991 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20070138552.pdf [firstpage_image] =>[orig_patent_app_number] => 11303176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5645825 [patent_doc_number] => 20060131557 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-22 [patent_title] => 'Optical semiconductor device and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/304816 [patent_app_country] => US [patent_app_date] => 2005-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5055 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0131/20060131557.pdf [firstpage_image] =>[orig_patent_app_number] => 11304816 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5116793 [patent_doc_number] => 20070138507 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-21 [patent_title] => 'Method of fabricating reduced subthreshold leakage current submicron NFET\'s with high III/V ratio material' [patent_app_type] => utility [patent_app_number] => 11/303776 [patent_app_country] => US [patent_app_date] => 2005-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3280 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20070138507.pdf [firstpage_image] =>[orig_patent_app_number] => 11303776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5250564 [patent_doc_number] => 20070132020 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-14 [patent_title] => 'Superjunction power MOSFET' [patent_app_type] => utility [patent_app_number] => 11/304196 [patent_app_country] => US [patent_app_date] => 2005-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6328 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20070132020.pdf [firstpage_image] =>[orig_patent_app_number] => 11304196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 555457 [patent_doc_number] => 07468301 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-23 [patent_title] => 'PMOS transistor with increased effective channel length in the peripheral region and a multi-height substrate' [patent_app_type] => utility [patent_app_number] => 11/302055 [patent_app_country] => US [patent_app_date] => 2005-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 3240 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 295 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/468/07468301.pdf [firstpage_image] =>[orig_patent_app_number] => 11302055 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5233866 [patent_doc_number] => 20070126021 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-07 [patent_title] => 'Metal oxide semiconductor film structures and methods' [patent_app_type] => utility [patent_app_number] => 11/295686 [patent_app_country] => US [patent_app_date] => 2005-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 10835 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20070126021.pdf [firstpage_image] =>[orig_patent_app_number] => 11295686 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5145701 [patent_doc_number] => 20070045755 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-01 [patent_title] => 'Gyro device implemented by back-end semiconductor manufacturing process' [patent_app_type] => utility [patent_app_number] => 11/289905 [patent_app_country] => US [patent_app_date] => 2005-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2072 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20070045755.pdf [firstpage_image] =>[orig_patent_app_number] => 11289905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5628686 [patent_doc_number] => 20060145154 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'TFT array substrate and the fabrication method thereof' [patent_app_type] => utility [patent_app_number] => 11/289506 [patent_app_country] => US [patent_app_date] => 2005-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6551 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20060145154.pdf [firstpage_image] =>[orig_patent_app_number] => 11289506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5202321 [patent_doc_number] => 20070023800 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-01 [patent_title] => 'Semiconductor imaging device and fabrication process thereof' [patent_app_type] => utility [patent_app_number] => 11/250345 [patent_app_country] => US [patent_app_date] => 2005-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 9142 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20070023800.pdf [firstpage_image] =>[orig_patent_app_number] => 11250345 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5217381 [patent_doc_number] => 20070158692 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-12 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/571290 [patent_app_country] => US [patent_app_date] => 2005-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 13170 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0158/20070158692.pdf [firstpage_image] =>[orig_patent_app_number] => 11571290 [rel_patent_id] =>[rel_patent_doc_number] =>)