Alexander C. Witkowski

Array ( [id] => 12395670 [patent_doc_number] => 09966142 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2018-05-08 [patent_title] => Fractional program commands for memory devices [patent_app_type] => utility [patent_app_number] => 12/990945 [patent_app_country] => US [patent_app_date] => 2009-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 9189 [patent_no_of_claims] => 69 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12990945 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9878859 [patent_doc_number] => 08966155 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2015-02-24 [patent_title] => 'System and method for implementing a high performance data storage system' [patent_app_type] => utility [patent_app_number] => 12/415574 [patent_app_country] => US [patent_app_date] => 2009-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 10784 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12415574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9506985 [patent_doc_number] => 08745313 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-06-03 [patent_title] => 'Memory system and method for controlling a nonvolatile semiconductor memory' [patent_app_type] => utility [patent_app_number] => 12/394632 [patent_app_country] => US [patent_app_date] => 2009-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 38 [patent_no_of_words] => 36101 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 445 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12394632 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9871515 [patent_doc_number] => 08959307 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2015-02-17 [patent_title] => 'Reduced latency memory read transactions in storage devices' [patent_app_type] => utility [patent_app_number] => 12/270626 [patent_app_country] => US [patent_app_date] => 2008-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5343 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 245 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12270626 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9714323 [patent_doc_number] => 08838924 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-09-16 [patent_title] => 'Microprocessor having internal secure memory' [patent_app_type] => utility [patent_app_number] => 12/263143 [patent_app_country] => US [patent_app_date] => 2008-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 17038 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12263143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5369892 [patent_doc_number] => 20090307451 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-10 [patent_title] => 'DYNAMIC LOGICAL UNIT NUMBER CREATION AND PROTECTION FOR A TRANSIENT STORAGE DEVICE' [patent_app_type] => utility [patent_app_number] => 12/262134 [patent_app_country] => US [patent_app_date] => 2008-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5771 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0307/20090307451.pdf [firstpage_image] =>[orig_patent_app_number] => 12262134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9314882 [patent_doc_number] => 08656117 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-02-18 [patent_title] => 'Read completion data management' [patent_app_type] => utility [patent_app_number] => 12/262141 [patent_app_country] => US [patent_app_date] => 2008-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5598 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12262141 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5544123 [patent_doc_number] => 20090154000 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-18 [patent_title] => 'METHOD AND APPARATUS FOR WRITING DATA WITH SEQUENTIAL ACCESS IN A DISK DRIVE' [patent_app_type] => utility [patent_app_number] => 12/245494 [patent_app_country] => US [patent_app_date] => 2008-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6836 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0154/20090154000.pdf [firstpage_image] =>[orig_patent_app_number] => 12245494 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7542872 [patent_doc_number] => 08060721 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-11-15 [patent_title] => 'Apparatus and method for a synchronous multi-port memory' [patent_app_type] => utility [patent_app_number] => 12/191102 [patent_app_country] => US [patent_app_date] => 2008-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6735 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/060/08060721.pdf [firstpage_image] =>[orig_patent_app_number] => 12191102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4951036 [patent_doc_number] => 20080307162 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-11 [patent_title] => 'PRELOAD CONTROLLER, PRELOAD CONTROL METHOD FOR CONTROLLING PRELOAD OF DATA BY PROCESSOR TO TEMPORARY MEMORY, AND PROGRAM' [patent_app_type] => utility [patent_app_number] => 12/190370 [patent_app_country] => US [patent_app_date] => 2008-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7057 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0307/20080307162.pdf [firstpage_image] =>[orig_patent_app_number] => 12190370 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5559996 [patent_doc_number] => 20090271573 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-29 [patent_title] => 'PARTITIONED MANAGEMENT DATA CACHE' [patent_app_type] => utility [patent_app_number] => 12/144972 [patent_app_country] => US [patent_app_date] => 2008-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3277 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0271/20090271573.pdf [firstpage_image] =>[orig_patent_app_number] => 12144972 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4793870 [patent_doc_number] => 20080294844 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-27 [patent_title] => 'Storage controller managing logical volume' [patent_app_type] => utility [patent_app_number] => 12/213394 [patent_app_country] => US [patent_app_date] => 2008-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 8060 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0294/20080294844.pdf [firstpage_image] =>[orig_patent_app_number] => 12213394 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5560186 [patent_doc_number] => 20090271763 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-29 [patent_title] => 'METHOD FOR PROTECTING USER-MANAGED MEMORY USING AN EXCEPTION' [patent_app_type] => utility [patent_app_number] => 12/111480 [patent_app_country] => US [patent_app_date] => 2008-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9029 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0271/20090271763.pdf [firstpage_image] =>[orig_patent_app_number] => 12111480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8810281 [patent_doc_number] => 08447948 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-05-21 [patent_title] => 'Dynamic selective cache compression' [patent_app_type] => utility [patent_app_number] => 12/110121 [patent_app_country] => US [patent_app_date] => 2008-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 5201 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12110121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8319651 [patent_doc_number] => 08234444 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-31 [patent_title] => 'Apparatus and method to select a deduplication protocol for a data storage library' [patent_app_type] => utility [patent_app_number] => 12/046315 [patent_app_country] => US [patent_app_date] => 2008-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4789 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12046315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8558088 [patent_doc_number] => 08332573 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-11 [patent_title] => 'Method and apparatus for performing address mapping in virtual file system of storage unit having a plurality of non-volatile data storage media' [patent_app_type] => utility [patent_app_number] => 12/045168 [patent_app_country] => US [patent_app_date] => 2008-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5077 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12045168 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8632812 [patent_doc_number] => 08364910 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-29 [patent_title] => 'Hard object: hardware protection for software objects' [patent_app_type] => utility [patent_app_number] => 12/045542 [patent_app_country] => US [patent_app_date] => 2008-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 30 [patent_no_of_words] => 21303 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12045542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4868929 [patent_doc_number] => 20080147988 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-19 [patent_title] => 'Multiprocessor System With Dynamic Cache Coherency Regions' [patent_app_type] => utility [patent_app_number] => 12/037172 [patent_app_country] => US [patent_app_date] => 2008-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4281 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20080147988.pdf [firstpage_image] =>[orig_patent_app_number] => 12037172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7798365 [patent_doc_number] => 08127083 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-28 [patent_title] => 'Eliminating silent store invalidation propagation in shared memory cache coherency protocols' [patent_app_type] => utility [patent_app_number] => 12/033088 [patent_app_country] => US [patent_app_date] => 2008-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2754 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/127/08127083.pdf [firstpage_image] =>[orig_patent_app_number] => 12033088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8247120 [patent_doc_number] => 08205059 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-19 [patent_title] => 'Buffer management method and optical disc drive' [patent_app_type] => utility [patent_app_number] => 12/032719 [patent_app_country] => US [patent_app_date] => 2008-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 6981 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/205/08205059.pdf [firstpage_image] =>[orig_patent_app_number] => 12032719 [rel_patent_id] =>[rel_patent_doc_number] =>)