Alexander C. Witkowski

Array ( [id] => 5866866 [patent_doc_number] => 20060100997 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-11 [patent_title] => 'Data caching' [patent_app_type] => utility [patent_app_number] => 10/974653 [patent_app_country] => US [patent_app_date] => 2004-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5384 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0100/20060100997.pdf [firstpage_image] =>[orig_patent_app_number] => 10974653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4602804 [patent_doc_number] => 07979647 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-12 [patent_title] => 'Method of storing data on a secondary storage device' [patent_app_type] => utility [patent_app_number] => 10/949191 [patent_app_country] => US [patent_app_date] => 2004-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3813 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/979/07979647.pdf [firstpage_image] =>[orig_patent_app_number] => 10949191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7306813 [patent_doc_number] => 20040141650 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-22 [patent_title] => 'Adaptive memory allocation' [patent_app_type] => new [patent_app_number] => 10/474896 [patent_app_country] => US [patent_app_date] => 2004-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2004 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0141/20040141650.pdf [firstpage_image] =>[orig_patent_app_number] => 10474896 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5633487 [patent_doc_number] => 20060149958 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'Code download in a system having multiple integrated circuits with a jtag capability' [patent_app_type] => utility [patent_app_number] => 10/538456 [patent_app_country] => US [patent_app_date] => 2003-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5240 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0149/20060149958.pdf [firstpage_image] =>[orig_patent_app_number] => 10538456 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5722427 [patent_doc_number] => 20060075203 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-06 [patent_title] => 'Configurable memory partitioning in hardware' [patent_app_type] => utility [patent_app_number] => 10/538371 [patent_app_country] => US [patent_app_date] => 2003-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4345 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0075/20060075203.pdf [firstpage_image] =>[orig_patent_app_number] => 10538371 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 366527 [patent_doc_number] => 07484043 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-01-27 [patent_title] => 'Multiprocessor system with dynamic cache coherency regions' [patent_app_type] => utility [patent_app_number] => 10/603251 [patent_app_country] => US [patent_app_date] => 2003-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4266 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/484/07484043.pdf [firstpage_image] =>[orig_patent_app_number] => 10603251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5657629 [patent_doc_number] => 20060143365 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-29 [patent_title] => 'Memory device, memory managing method and program' [patent_app_type] => utility [patent_app_number] => 10/518417 [patent_app_country] => US [patent_app_date] => 2003-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 15032 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0143/20060143365.pdf [firstpage_image] =>[orig_patent_app_number] => 10518417 [rel_patent_id] =>[rel_patent_doc_number] =>)