
Alexander G. Ghyka
Examiner (ID: 18931, Phone: (571)272-1669 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 1754, 1106, 2812, 2899, 1105 |
| Total Applications | 3052 |
| Issued Applications | 2465 |
| Pending Applications | 254 |
| Abandoned Applications | 366 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19509507
[patent_doc_number] => 12120949
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-15
[patent_title] => Organic light emitting diode
[patent_app_type] => utility
[patent_app_number] => 17/269331
[patent_app_country] => US
[patent_app_date] => 2019-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 23457
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 654
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17269331
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/269331 | Organic light emitting diode | Nov 26, 2019 | Issued |
Array
(
[id] => 18031948
[patent_doc_number] => 11515146
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-29
[patent_title] => Method of forming gallium oxide film
[patent_app_type] => utility
[patent_app_number] => 16/697273
[patent_app_country] => US
[patent_app_date] => 2019-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2537
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16697273
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/697273 | Method of forming gallium oxide film | Nov 26, 2019 | Issued |
Array
(
[id] => 17196013
[patent_doc_number] => 11164778
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-02
[patent_title] => Barrier-free vertical interconnect structure
[patent_app_type] => utility
[patent_app_number] => 16/693610
[patent_app_country] => US
[patent_app_date] => 2019-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 26
[patent_no_of_words] => 7093
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 328
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16693610
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/693610 | Barrier-free vertical interconnect structure | Nov 24, 2019 | Issued |
Array
(
[id] => 16226454
[patent_doc_number] => 20200251571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => GATE SPACER STRUCTURES AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/690005
[patent_app_country] => US
[patent_app_date] => 2019-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10749
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16690005
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/690005 | Gate spacer structures and methods for forming the same | Nov 19, 2019 | Issued |
Array
(
[id] => 16226454
[patent_doc_number] => 20200251571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => GATE SPACER STRUCTURES AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/690005
[patent_app_country] => US
[patent_app_date] => 2019-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10749
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16690005
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/690005 | Gate spacer structures and methods for forming the same | Nov 19, 2019 | Issued |
Array
(
[id] => 16226454
[patent_doc_number] => 20200251571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => GATE SPACER STRUCTURES AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/690005
[patent_app_country] => US
[patent_app_date] => 2019-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10749
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16690005
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/690005 | Gate spacer structures and methods for forming the same | Nov 19, 2019 | Issued |
Array
(
[id] => 15841615
[patent_doc_number] => 20200136090
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => METHOD FOR PRODUCING ORGANIC ELECTROLUMINESCENT DEVICE AND FILM DEPOSITION APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/689502
[patent_app_country] => US
[patent_app_date] => 2019-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17828
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16689502
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/689502 | Method for producing organic electroluminescent device and film deposition apparatus | Nov 19, 2019 | Issued |
Array
(
[id] => 16226454
[patent_doc_number] => 20200251571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => GATE SPACER STRUCTURES AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/690005
[patent_app_country] => US
[patent_app_date] => 2019-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10749
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16690005
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/690005 | Gate spacer structures and methods for forming the same | Nov 19, 2019 | Issued |
Array
(
[id] => 16928276
[patent_doc_number] => 11049766
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-29
[patent_title] => Etch stop layer for semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 16/679334
[patent_app_country] => US
[patent_app_date] => 2019-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3433
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16679334
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/679334 | Etch stop layer for semiconductor structure | Nov 10, 2019 | Issued |
Array
(
[id] => 17772311
[patent_doc_number] => 11404262
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Method for partially removing a semiconductor wafer
[patent_app_type] => utility
[patent_app_number] => 16/677801
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 27
[patent_no_of_words] => 10007
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16677801
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/677801 | Method for partially removing a semiconductor wafer | Nov 7, 2019 | Issued |
Array
(
[id] => 15564619
[patent_doc_number] => 20200066721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => Fin-Like Field Effect Transistor (FinFET) Device and Method of Manufacturing Same
[patent_app_type] => utility
[patent_app_number] => 16/671563
[patent_app_country] => US
[patent_app_date] => 2019-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10639
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16671563
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/671563 | Fin-like field effect transistor (FinFET) device and method of manufacturing same | Oct 31, 2019 | Issued |
Array
(
[id] => 16495862
[patent_doc_number] => 10861914
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Display apparatus
[patent_app_type] => utility
[patent_app_number] => 16/671098
[patent_app_country] => US
[patent_app_date] => 2019-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 7326
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16671098
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/671098 | Display apparatus | Oct 30, 2019 | Issued |
Array
(
[id] => 16425122
[patent_doc_number] => 20200350320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => BONDED SEMICONDUCTOR DEVICES HAVING PROCESSOR AND NAND FLASH MEMORY AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/669445
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20174
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16669445
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/669445 | Bonded semiconductor devices having processor and NAND flash memory and methods for forming the same | Oct 29, 2019 | Issued |
Array
(
[id] => 15873425
[patent_doc_number] => 20200144116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => MANUFACTURING METHOD OF CHIP PACKAGE AND CHIP PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/668570
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5995
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16668570
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/668570 | Manufacturing method of chip package and chip package | Oct 29, 2019 | Issued |
Array
(
[id] => 16692230
[patent_doc_number] => 20210074709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => BONDED SEMICONDUCTOR DEVICES HAVING PROCESSOR AND STATIC RANDOM-ACCESS MEMORY AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/669461
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12851
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16669461
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/669461 | Bonded semiconductor devices having processor and static random-access memory and methods for forming the same | Oct 29, 2019 | Issued |
Array
(
[id] => 16609145
[patent_doc_number] => 10910158
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Capacitor and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/666478
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 29
[patent_no_of_words] => 7893
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16666478
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/666478 | Capacitor and method for fabricating the same | Oct 28, 2019 | Issued |
Array
(
[id] => 15564597
[patent_doc_number] => 20200066710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => ISOLATION STRUCTURE FOR IC WITH EPI REGIONS SHARING THE SAME TANK
[patent_app_type] => utility
[patent_app_number] => 16/666563
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2997
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16666563
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/666563 | Isolation structure for IC with epi regions sharing the same tank | Oct 28, 2019 | Issued |
Array
(
[id] => 15532671
[patent_doc_number] => 20200058641
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => INDIRECT READOUT FET
[patent_app_type] => utility
[patent_app_number] => 16/662284
[patent_app_country] => US
[patent_app_date] => 2019-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5393
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16662284
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/662284 | Indirect readout FET | Oct 23, 2019 | Issued |
Array
(
[id] => 16495826
[patent_doc_number] => 10861878
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Semiconductor device having ferroelectric layer and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/663236
[patent_app_country] => US
[patent_app_date] => 2019-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7336
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16663236
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/663236 | Semiconductor device having ferroelectric layer and method of manufacturing the same | Oct 23, 2019 | Issued |
Array
(
[id] => 16609500
[patent_doc_number] => 10910516
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Optoelectronic semiconductor body and method for producing an optoelectronic semiconductor body
[patent_app_type] => utility
[patent_app_number] => 16/660449
[patent_app_country] => US
[patent_app_date] => 2019-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 5456
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16660449
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/660449 | Optoelectronic semiconductor body and method for producing an optoelectronic semiconductor body | Oct 21, 2019 | Issued |