
Alexander G. Ghyka
Examiner (ID: 13178, Phone: (571)272-1669 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 1754, 1106, 2812, 1105, 2899 |
| Total Applications | 3016 |
| Issued Applications | 2445 |
| Pending Applications | 242 |
| Abandoned Applications | 365 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9003813
[patent_doc_number] => 20130224938
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'PASSIVATION LAYER FOR WORKPIECES FORMED FROM A POLYMER'
[patent_app_type] => utility
[patent_app_number] => 13/771774
[patent_app_country] => US
[patent_app_date] => 2013-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3432
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13771774
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/771774 | Passivation layer for workpieces formed from a polymer | Feb 19, 2013 | Issued |
Array
(
[id] => 9031684
[patent_doc_number] => 20130234322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-12
[patent_title] => 'Thin 3D Fan-Out Embedded Wafer Level Package (EWLB) for Application Processor and Memory Integration'
[patent_app_type] => utility
[patent_app_number] => 13/771825
[patent_app_country] => US
[patent_app_date] => 2013-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 13997
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13771825
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/771825 | Thin 3D fan-out embedded wafer level package (EWLB) for application processor and memory integration | Feb 19, 2013 | Issued |
Array
(
[id] => 9844882
[patent_doc_number] => 08946801
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Field effect transistors (FETs) and methods of manufacture'
[patent_app_type] => utility
[patent_app_number] => 13/762980
[patent_app_country] => US
[patent_app_date] => 2013-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 24
[patent_no_of_words] => 6011
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13762980
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/762980 | Field effect transistors (FETs) and methods of manufacture | Feb 7, 2013 | Issued |
Array
(
[id] => 8850962
[patent_doc_number] => 20130140637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'Fin-Like Field Effect Transistor (FinFET) Device and Method of Manufacturing Same'
[patent_app_type] => utility
[patent_app_number] => 13/757510
[patent_app_country] => US
[patent_app_date] => 2013-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 11362
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13757510
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/757510 | Fin-like field effect transistor (FinFET) device and method of manufacturing same | Jan 31, 2013 | Issued |
Array
(
[id] => 8928036
[patent_doc_number] => 20130183796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-18
[patent_title] => 'METHODS OF MANUFACTURING SOLAR CELL DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/739390
[patent_app_country] => US
[patent_app_date] => 2013-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12020
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13739390
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/739390 | Methods of manufacturing solar cell devices | Jan 10, 2013 | Issued |
Array
(
[id] => 10172315
[patent_doc_number] => 09203028
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-01
[patent_title] => 'Method for producing vapor deposition mask, and method for producing organic semiconductor element'
[patent_app_type] => utility
[patent_app_number] => 14/370875
[patent_app_country] => US
[patent_app_date] => 2013-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 8992
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14370875
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/370875 | Method for producing vapor deposition mask, and method for producing organic semiconductor element | Jan 10, 2013 | Issued |
Array
(
[id] => 9805814
[patent_doc_number] => 20150017759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-15
[patent_title] => 'METHOD FOR PRODUCING MULTIPLE-SURFACE IMPOSITION VAPOR DEPOSITION MASK, MULTIPLE-SURFACE IMPOSITION VAPOR DEPOSITION MASK OBTAINED THEREFROM, AND METHOD FOR PRODUCING ORGANIC SEMICONDUCTOR ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 14/371181
[patent_app_country] => US
[patent_app_date] => 2013-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11408
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14371181
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/371181 | Method for producing multiple-surface imposition vapor deposition mask, multiple-surface imposition vapor deposition mask obtained therefrom, and method for producing organic semiconductor element | Jan 10, 2013 | Issued |
Array
(
[id] => 8928020
[patent_doc_number] => 20130183780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-18
[patent_title] => 'METHOD FOR PRODUCING SEMICONDUCTOR OPTICAL DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/739169
[patent_app_country] => US
[patent_app_date] => 2013-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 14485
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13739169
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/739169 | Method for producing semiconductor optical device | Jan 10, 2013 | Issued |
Array
(
[id] => 9026447
[patent_doc_number] => 08536028
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-09-17
[patent_title] => 'Self alignment and assembly fabrication method for stacking multiple material layers'
[patent_app_type] => utility
[patent_app_number] => 13/738979
[patent_app_country] => US
[patent_app_date] => 2013-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3140
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 378
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13738979
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/738979 | Self alignment and assembly fabrication method for stacking multiple material layers | Jan 9, 2013 | Issued |
Array
(
[id] => 10876155
[patent_doc_number] => 08900940
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-02
[patent_title] => 'Reducing gate height variance during semiconductor device formation'
[patent_app_type] => utility
[patent_app_number] => 13/738270
[patent_app_country] => US
[patent_app_date] => 2013-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2246
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13738270
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/738270 | Reducing gate height variance during semiconductor device formation | Jan 9, 2013 | Issued |
Array
(
[id] => 9350277
[patent_doc_number] => 08669168
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-03-11
[patent_title] => 'Method for reducing the concentration of oxygen, carbon, and silicon impurities on nitrogen-polar surfaces of gallium nitride'
[patent_app_type] => utility
[patent_app_number] => 13/737010
[patent_app_country] => US
[patent_app_date] => 2013-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2143
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13737010
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/737010 | Method for reducing the concentration of oxygen, carbon, and silicon impurities on nitrogen-polar surfaces of gallium nitride | Jan 8, 2013 | Issued |
Array
(
[id] => 8928054
[patent_doc_number] => 20130183814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-18
[patent_title] => 'METHOD OF DEPOSITING A SILICON GERMANIUM TIN LAYER ON A SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 13/736417
[patent_app_country] => US
[patent_app_date] => 2013-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3601
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13736417
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/736417 | METHOD OF DEPOSITING A SILICON GERMANIUM TIN LAYER ON A SUBSTRATE | Jan 7, 2013 | Abandoned |
Array
(
[id] => 12087674
[patent_doc_number] => 09841398
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-12
[patent_title] => 'Methods for manufacturing well structures for low-noise chemical sensors'
[patent_app_type] => utility
[patent_app_number] => 13/736566
[patent_app_country] => US
[patent_app_date] => 2013-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 4863
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13736566
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/736566 | Methods for manufacturing well structures for low-noise chemical sensors | Jan 7, 2013 | Issued |
Array
(
[id] => 8916372
[patent_doc_number] => 20130177998
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-11
[patent_title] => 'METHOD OF MANUFACTURING LIGHT EMITTING DEVICE AND PHOSPHOR-CONTAINING FLUID RESIN DISPENSING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/735754
[patent_app_country] => US
[patent_app_date] => 2013-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3852
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13735754
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/735754 | METHOD OF MANUFACTURING LIGHT EMITTING DEVICE AND PHOSPHOR-CONTAINING FLUID RESIN DISPENSING APPARATUS | Jan 6, 2013 | Abandoned |
Array
(
[id] => 9626448
[patent_doc_number] => 08796127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-05
[patent_title] => 'Methods of fabricating semiconductor devices and semiconductor devices formed thereby'
[patent_app_type] => utility
[patent_app_number] => 13/734306
[patent_app_country] => US
[patent_app_date] => 2013-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 5048
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13734306
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/734306 | Methods of fabricating semiconductor devices and semiconductor devices formed thereby | Jan 3, 2013 | Issued |
Array
(
[id] => 9250370
[patent_doc_number] => 08614148
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-24
[patent_title] => 'Methods for forming fine patterns of a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/733376
[patent_app_country] => US
[patent_app_date] => 2013-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 10206
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13733376
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/733376 | Methods for forming fine patterns of a semiconductor device | Jan 2, 2013 | Issued |
Array
(
[id] => 10053611
[patent_doc_number] => 09093497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-28
[patent_title] => 'Method for manufacturing bonded SOI wafer'
[patent_app_type] => utility
[patent_app_number] => 14/371048
[patent_app_country] => US
[patent_app_date] => 2012-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6012
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14371048
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/371048 | Method for manufacturing bonded SOI wafer | Dec 25, 2012 | Issued |
Array
(
[id] => 8777388
[patent_doc_number] => 20130099363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-25
[patent_title] => 'Molecular Self-Assembly in Substrate Processing'
[patent_app_type] => utility
[patent_app_number] => 13/717378
[patent_app_country] => US
[patent_app_date] => 2012-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 25943
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13717378
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/717378 | Molecular self-assembly in substrate processing | Dec 16, 2012 | Issued |
Array
(
[id] => 8788889
[patent_doc_number] => 20130105858
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-02
[patent_title] => 'PROCESS FOR PRODUCING Si(1-v-w-x)CwAlxNv BASE MATERIAL, PROCESS FOR PRODUCING EPITAXIAL WAFER, Si(1-v-w-x)CwAlxNv BASE MATERIAL, AND EPITAXIAL WAFER'
[patent_app_type] => utility
[patent_app_number] => 13/715254
[patent_app_country] => US
[patent_app_date] => 2012-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10509
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13715254
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/715254 | Si(1-V-W-X)CWAlXNV substrate, and epitaxial wafer | Dec 13, 2012 | Issued |
Array
(
[id] => 10132230
[patent_doc_number] => 09166074
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-20
[patent_title] => 'Metal silicide nanowire arrays for anti-reflective electrodes in photovoltaics'
[patent_app_type] => utility
[patent_app_number] => 13/709430
[patent_app_country] => US
[patent_app_date] => 2012-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5745
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13709430
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/709430 | Metal silicide nanowire arrays for anti-reflective electrodes in photovoltaics | Dec 9, 2012 | Issued |